A43L3616AV-7F AMIC, A43L3616AV-7F Datasheet
A43L3616AV-7F
Specifications of A43L3616AV-7F
Related parts for A43L3616AV-7F
A43L3616AV-7F Summary of contents
Page 1
... Remove A43L4608A part number Modify DC current spec. PRELIMINARY (January, 2009, Version 0.6) A43L3616A Series Bit x 4 Banks Synchronous DRAM Issue Date August 7, 2007 November 14, 2007 February 20, 2008 May 5, 2008 August 13, 2008 November 11, 2008 January 7, 2009 Remark Preliminary AMIC Technology, Corp. ...
Page 2
... General Description The A43L3616A is 134,217,728 bits synchronous high data rate Dynamic RAM organized 2,097,152 words by 16 bits, abricated with AMIC’s high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on PRELIMINARY (January, 2009, Version 0 ...
Page 3
... Pin Configuration TSOP (II) VDDQ VSSQ VDDQ VSSQ LDQM A10/AP PRELIMINARY (January, 2009, Version 0.6) VDD VDD CAS 18 RAS CS 19 BA0 20 BA1 VDD 27 2 A43L3616A Series 54 VSS VSSQ VDDQ VSSQ VDDQ VSS 40 NC/RFU 39 UDQM 38 CLK 37 CKE A11 VSS AMIC Technology, Corp. ...
Page 4
... CLK Notes: This figure shows the A43L3616A. PRELIMINARY (January, 2009, Version 0.6) Data Input Register Column Decoder Latency & Burst Length Programming Register LCAS LWE Timing Register CKE CS RAS CAS 3 A43L3616A Series DQM LWCBR DQM WE AMIC Technology, Corp. LWE DQM DQi ...
Page 5
... Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when L(U)DQM active. LDQM corresponds Data inputs/outputs are multiplexed on the same pins. Power Supply: +3.3V ± 0.3V/Ground. Provide isolated Power/Ground to DQs for improved noise immunity. 4 A43L3616A Series Description , UDQM corresponds AMIC Technology, Corp. ...
Page 6
... V 2 A43L3616A Series Min Typ 2.5 2.5 CAS 0ºC to +70ºC, -40 ° +85 ° C for industrial A Max Unit 3.6 V VDD+0 0 0.4 V μ μ See Figure 1 AMIC Technology, Corp. Max Unit 3.5 pF 3.5 pF 6.5 pF Note Note 1 Note -2mA 2mA OL Note 3 Note 4 ...
Page 7
... Page Bust OL All bank Activated (min) CCD CCD (min CKE = 0.2V /V =VDDQ/VSSQ A43L3616A Series Value 0.1 + 0.01 0.1 + 0.01 Speed - 1.5 = 10ns 15 = ∞ 10ns 25 = ∞ 120 100 90 140 120 110 (min). CC (min). CC AMIC Technology, Corp. Unit μ F μ F Unit Notes ...
Page 8
... TT 50Ω Z =50Ω OUTPUT O 50pF (Fig Output Load Circuit -7 -75 Min Max Min Max 7 7.5 1000 1000 10 10 5 2.5 - 2.5 - 2.5 - 2.5 - 1 5.4 5 5.4 6 *All AC parameters are measured from half to half. AMIC Technology, Corp. Unit Note 1 ...
Page 9
... Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. 2. Minimum delay is required to complete write. PRELIMINARY (January, 2009, Version 0.6) Version CAS Latency - 2,3 100 100 A43L3616A Series Unit Note - 100 CLK 2 2 CLK 2 1 CLK AMIC Technology, Corp. ...
Page 10
... Hi-Z state after 2 CLK cycles. (Read DQM latency is 2) PRELIMINARY (January, 2009, Version 0.6) CKEn-1 CKEn CS RAS CAS Valid Don’t Care Logic High Logic Low) 9 A43L3616A Series DQM BA0 A10 A9~A0, WE BA1 /AP A11 CODE Row Addr. L Column Addr Column Addr AMIC Technology, Corp. Notes 1 4,5 4 4,5 6 ...
Page 11
... PRELIMINARY (January, 2009, Version 0.6) A10/ RFU W.B.L TM CAS Latency Burst Type Latency Reserved Reserved Reserved Reserved Reserved Reserved 10 A43L3616A Series CAS Latency BT Burst Length Type BT=0 Sequential Interleave Reserved Reserved Reserved Reserved AMIC Technology, Corp Burst Length BT Reserved Reserved Reserved Reserved ...
Page 12
... Burst Sequence (Burst Length = 4) Initial address Burst Sequence (Burst Length = 8) Initial address PRELIMINARY (January, 2009, Version 0.6) Sequential Sequential A43L3616A Series Interleave Interleave AMIC Technology, Corp ...
Page 13
... Refer to table for specific codes for various burst length, addressing modes and CAS latencies. high disables the 12 A43L3616A Series WE and CAS CAS BA0 and BA1 in the same WE going low is the data written in the AMIC Technology, Corp. , and all the WE , (The cycle as ...
Page 14
... The number of clock cycles required between different bank activation must be calculated similar to t minimum time required for the bank to be active to initiate sensing and restoring the complete row of dynamic cells is determined by t (min) specification before a precharge RAS command to that active bank can be asserted ...
Page 15
... CKE and refresh. 14 A43L3616A Series ” with clock cycle time and RAS , and CKE with high on CAS ” before the SDRAM reaches idle RC AMIC Technology, Corp. ...
Page 16
... Note : 1. DQM makes data out Hi-Z after 2 clocks which should masked by CKE “L”. 2. DQM masks both data-in and data-out. PRELIMINARY (January, 2009, Version 0. Read Mask (BL=4) RD Hi-Z Hi Hi-Z Hi A43L3616A Series Masked by CKE Hi Hi DQM to Data-out Mask = AMIC Technology, Corp ...
Page 17
... PRELIMINARY (January, 2009, Version 0.6) Note 1 QB0 QB1 QB2 QB3 QA0 QB0 QB1 QB2 QB3 DQ(CL2) DQ(CL3) access; read, write and block write. CAS 16 A43L3616A Series 3) Write interrupted by Read (BL = CCD Note2 A B DA0 QB0 QB1 DA0 QB0 t CDL Note3 AMIC Technology, Corp. QB1 ...
Page 18
... Note : 1. To prevent bus contention, there should be at least one gap between data in and data out prevent bus contention, DQM should be issued which makes a least one gap between data in and data out. PRELIMINARY (January, 2009, Version Note Hi Hi Note 2 17 A43L3616A Series AMIC Technology, Corp. ...
Page 19
... The new read/write command of other active bank can be issued from this point. At burst read/write with auto precharge, PRELIMINARY (January, 2009, Version 0.6) Note 2 PRE Note Masked by DQM rts rts interrupt of the same/another bank is illegal. CAS 18 A43L3616A Series from this point. RP AMIC Technology, Corp. ...
Page 20
... Self Refresh CLK Note 4 CMD PRE CKE PRELIMINARY (January, 2009, Version 0.6) MRS ACT t 2CLK RP 2) Power Down (=Precharge Power Down) Exit t SS Internal A43L3616A Series CLK CKE t SS Note 2 CLK NOP ACT CMD Note 5 CMD CMD t RC AMIC Technology, Corp. ...
Page 21
... During read/write burst with auto precharge, RAS interrupt cannot be issued. Before the end of burst, new read/write stops read/write burst and starts new read/write burst or block write. During read/write burst with auto precharge, 20 A43L3616A Series CAS interrupt can not be issued. AMIC Technology, Corp. ...
Page 22
... High level is necessary RAS CAS ADDR BA0, BA1 A10/AP WE DQM High level is necessary High-Z DQ Precharge Auto Refresh (All Banks) PRELIMINARY (January, 2009, Version 0. Auto Refresh 21 A43L3616A Series KEY KEY KEY Mode Regiser Set AMIC Technology, Corp Row Active (A-Bank) : Don't care ...
Page 23
... BA0, BA1 BA BA *Note 3 A10/ DQM t RAC DQ Read Row Active PRELIMINARY (January, 2009, Version 0. High t RAS CCD *Note 2,3 *Note 2 *Note 3 *Note SAC SLZ SHZ Read Write 22 A43L3616A Series *Note 4 *Note *Note Row Active Precharge AMIC Technology, Corp Don't care ...
Page 24
... Enable auto precharge, precharge bank B at end of burst Enable auto precharge, precharge bank C at end of burst Enable auto precharge, precharge bank D at end of burst. BA1 BA0 Precharge 0 0 Bank Bank Bank Bank All Banks 23 A43L3616A Series Operation AMIC Technology, Corp. ...
Page 25
... Qa1 Qa2 Qa3 *Note SHZ SAC Precharge Row Active (A-Bank) (A-Bank) from the clock. SHZ *(t + CAS latency- RCD SAC 24 A43L3616A Series Cb0 Db0 Db1 Db2 Db3 t RDL Db0 Db1 Db2 Db3 t RDL Write Precharge (A-Bank) AMIC Technology, Corp. 19 (A-Bank) : Don't care ...
Page 26
... Qa0 Qa1 Qb0 Qb1 Dc0 Qa0 Qa1 Qb0 Dc0 Write Read (A-Bank) (A-Bank) before Row precharge, will be written. RDL 25 A43L3616A Series *Note 2 Cd0 t RDL t CDL *Note3 Dc1 Dd0 Dd1 Dc1 Dd0 Dd1 Write Precharge (A-Bank) (A-Bank) : Don't care AMIC Technology, Corp ...
Page 27
... Note : 1. can be don’t care when 2. To interrupt a burst read by row precharge, both the read ad the precharge banks must be the same. PRELIMINARY (January, 2009, Version 0.6) WE RAS CAS , and are high at the clock high going edge. 26 A43L3616A Series AMIC Technology, Corp. ...
Page 28
... Page Write Cycle at Different Bank @Burst Length=4 * Note interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data interrupt burst write by Row precharge, both the write and precharge banks must be the same. PRELIMINARY (January, 2009, Version 0.6) AMIC Technology, Corp. 27 A43L3616A Series ...
Page 29
... QAa1 QAa2 QAa3 Precharge (A-Bank) Row Active (D-Bank) 28 A43L3616A Series CBb RAc CAc RAc t CDL *Note 1 DBb0 DBb1 DBb2 DBb3 DBb0 DBb1 DBb2 DBb3 Write Read (D-Bank) (B-Bank) Row Active (B-Bank) AMIC Technology, Corp QAc0 QAc1 QAc2 QAc0 QAc1 : Don't care ...
Page 30
... Read & Write Cycle with Auto Precharge @Burst Length=4 *Note : tRCD should be controlled to meet minimum tRAS before internal precharge start. (In the case of Burst Length=1 & 2, BRSW mode) PRELIMINARY (January, 2009, Version 0.6) AMIC Technology, Corp. 29 A43L3616A Series ...
Page 31
... Clock Suspension & DQM Operation Cycle @CAS Latency = 2, Burst Length=4 * Note : DQM needed to prevent bus contention. PRELIMINARY (January, 2009, Version 0.6) AMIC Technology, Corp. 30 A43L3616A Series ...
Page 32
... CKE should be set high at least “1CLK + t 3. Cannot violate minimum refresh specification. (64ms) PRELIMINARY (January, 2009, Version 0. Note Precharge Power-down Exit Row Active Active Power-down Entry ” prior to Row active command A43L3616A Series Qa0 Qa1 Qa2 Read Precharge Active Power- down Exit AMIC Technology, Corp Don't care ...
Page 33
... Minimum tRC is required after CKE going high to complete self refresh exit cycle of burst auto refresh is required before self refresh entry and after self refresh exit. If the system uses burst refresh. PRELIMINARY (January, 2009, Version 0.6) AMIC Technology, Corp. 32 A43L3616A Series ...
Page 34
... Please refer to Mode Register Set table. PRELIMINARY (January, 2009, Version 0.6) Auto Refresh Cycle Auto Refresh WE activation at the same clock cycle with address key will set internal RAS activation. 33 A43L3616A Series High t RC Hi-Z AMIC Technology, Corp New Command : Don't care ...
Page 35
... CA,A10/AP Term burst; Begin Read; Latch CA; Determine ILLEGAL L BA A10/AP Term Burst; Precharge timing for Writes ILLEGAL NOP(Continue Burst to End → Precharge NOP(Continue Burst to End → Precharge ILLEGAL H BA CA,A10/AP ILLEGAL L BA CA,A10/AP ILLEGAL X BA RA, PA ILLEGAL ILLEGAL 34 A43L3616A Series Action Note AMIC Technology, Corp ...
Page 36
... X X NOP → Row Active after ILLEGAL X BA CA,A10/AP ILLEGAL ILLEGAL ILLEGAL ILLEGAL NOP → Idle after NOP → Idle after ILLEGAL ILLEGAL ILLEGAL BA = Bank Address CA = Column Address 35 A43L3616A Series Action RCD RCD Auto Precharge PA = Precharge All AMIC Technology, Corp. Note ...
Page 37
... X X ILLEGAL ILLEGAL Enter Self Refresh ILLEGAL NOP Refer to Operations in Table Begin Clock Suspend next cycle Exit Clock Suspend next cycle Maintain clock Suspend 36 A43L3616A Series Action RC RC (min) has to be elapse after CKE’s low to RC AMIC Technology, Corp. Note ...
Page 38
... MHz Package Type V: TSOP G: CSP Device Version* Mobile Function* I/O Width 08: 8 I/O 16: 16 I/O 32: 32 I/O Device Density 06: 1M 16: 2M 26: 4M 36: 8M 46: 16M 56: 32M 83: 256K Operating Vcc L: 3V~3.6V P: 2.3V~2.7V E: 1.7V~2.0V Device Type A43: AMIC SDRAM AMIC Technology, Corp. grade ...
Page 39
... Part No. Cycle Time (ns) A43L3616AV -6F A43L3616AV -6UF A43L3616AV -7F A43L3616AV -7UF A43L3616AV -7AF A43L3616AV -75F A43L3616AV -75UF Note for industrial operating temperature range -40ºC to +85º for automotive operating temperature range -40ºC to +85ºC. PRELIMINARY (January, 2009, Version 0.6) Clock Frequency (MHz) 166 @ ...
Page 40
... Detail "A" Dimensions in mm Min Nom Max - - 1.20 0.05 - 0.15 0.95 1.00 1.05 0.30 - 0.45 0.12 - 0.21 22.22 BSC 0.71 REF 11.76 BSC 10.16 BSC 0.80 BSC 0.40 0.50 0.60 0.80 REF 0. 0.12 - 0.25 0° - 8° AMIC Technology, Corp. 0.665 REF ...