DSPD56367AG150 Freescale Semiconductor, DSPD56367AG150 Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
DSPD56367AG150
Manufacturer Part Number
DSPD56367AG150
Description
DSP Fixed-Point 24-Bit 150MHz 150MIPS 144-Pin LQFP Tray
Manufacturer
Freescale Semiconductor
Datasheet
1.DSPB56367AG150.pdf
(100 pages)
Specifications of DSPD56367AG150
Package
144LQFP
Numeric And Arithmetic Format
Fixed-Point
Maximum Speed
150 MHz
Ram Size
69 KB
Device Million Instructions Per Second
150 MIPS
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSPD56367AG150
Manufacturer:
FREESCALE/PB-FREE
Quantity:
126
2.7
2.8
Freescale Semiconductor
Signal Name
RAS0–RAS2
Signal Name
AA0–AA2/
D0–D23
CAS
WR
RD
TA
External Data Bus
External Bus Control
Output
Output
Output
Output
Type
Input
Input/Output
Type
State During
Ignored Input Transfer Acknowledge—If the DSP is the bus master and there is no external bus
Tri-Stated
Tri-Stated
Tri-Stated
Tri-Stated
Reset
State during
Tri-Stated
Reset
Table 2-7 External Bus Control Signals
Address Attribute or Row Address Strobe—When defined as AA, these signals can
be used as chip selects or additional address lines. When defined as RAS, these
signals can be used as RAS for DRAM interface. These signals are tri-statable outputs
with programmable polarity.
Column Address Strobe— When the DSP is the bus master, CAS is an active-low
output used by DRAM to strobe the column address. Otherwise, if the bus mastership
enable (BME) bit in the DRAM control register is cleared, the signal is tri-stated.
Read Enable—When the DSP is the bus master, RD is an active-low output that is
asserted to read external memory on the data bus (D0-D23). Otherwise, RD is tri-stated.
Write Enable—When the DSP is the bus master, WR is an active-low output that is
asserted to write external memory on the data bus (D0-D23). Otherwise, WR is tri-stated.
activity, or the DSP is not the bus master, the TA input is ignored. The TA input is a data
transfer acknowledge (DTACK) function that can extend an external bus cycle
indefinitely. Any number of wait states (1, 2. . .infinity) may be added to the wait states
inserted by the BCR by keeping TA deasserted. In typical operation, TA is deasserted
at the start of a bus cycle, is asserted to enable completion of the bus cycle, and is
deasserted before the next bus cycle. The current bus cycle completes one clock
period after TA is asserted synchronous to the internal system clock. The number of
wait states is determined by the TA input or by the bus control register (BCR),
whichever is longer. The BCR can be used to set the minimum number of wait states
in external bus cycles.
In order to use the TA functionality, the BCR must be programmed to at least one wait
state. A zero wait state access cannot be extended by TA deassertion, otherwise
improper operation may result. TA can operate synchronously or asynchronously,
depending on the setting of the TAS bit in the operating mode register (OMR).
TA functionality may not be used while performing DRAM type accesses, otherwise
improper operation may result.
Table 2-6 External Data Bus Signals
DSP56367 Technical Data, Rev. 2.1
Data Bus—When the DSP is the bus master, D0–D23 are active-high,
bidirectional input/outputs that provide the bidirectional data bus for external
program and data memory accesses. Otherwise, D0–D23 are tri-stated.
Signal Description
Signal Description
External Data Bus
2-5