XC2S600E-6FG676C Xilinx Inc, XC2S600E-6FG676C Datasheet - Page 40

no-image

XC2S600E-6FG676C

Manufacturer Part Number
XC2S600E-6FG676C
Description
FPGA Spartan-IIE Family 600K Gates 15552 Cells 357MHz 0.15um Technology 1.8V 676-Pin FBGA
Manufacturer
Xilinx Inc
Datasheet

Specifications of XC2S600E-6FG676C

Package
676FBGA
Family Name
Spartan-IIE
Device Logic Cells
15552
Device Logic Units
3456
Device System Gates
600000
Maximum Internal Frequency
357 MHz
Typical Operating Supply Voltage
1.8 V
Maximum Number Of User I/os
514
Ram Bits
294912
Re-programmability Support
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2S600E-6FG676C
Manufacturer:
XILINX
Quantity:
1 238
Part Number:
XC2S600E-6FG676C
Manufacturer:
XILINX
Quantity:
465
Part Number:
XC2S600E-6FG676C
Manufacturer:
XILINX
0
Part Number:
XC2S600E-6FG676C
Manufacturer:
ALTERA
0
Part Number:
XC2S600E-6FG676C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC2S600E-6FG676CN
Manufacturer:
XILINX
0
Spartan-IIE FPGA Family: DC and Switching Characteristics
IOB Output Delay Adjustments for Different Standards(1)
Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust
the delays by the values shown. A delay adjusted in this way constitutes a worst-case limit.
40
Notes:
1.
Output Delay Adjustments (Adj)
T
T
T
T
T
T
T
Output timing is measured at 1.4V with 35 pF external capacitive load for LVTTL. For other I/O standards and different loads, see the
tables
T
T
T
T
T
T
T
T
T
T
T
T
T
OLVTTL_S12
OLVTTL_S16
OLVTTL_S24
OLVCMOS18
T
T
T
T
OLVTTL_F12
OLVTTL_F16
OLVTTL_F24
T
T
OLVTTL_S2
OLVTTL_S4
OLVTTL_S6
OLVTTL_S8
OLVTTL_F2
OLVTTL_F4
OLVTTL_F6
OLVTTL_F8
OLVCMOS2
Symbol
OSSTL3_II
T
OHSTL_IV
OSSLT2_II
T
OPCI33_3
OPCI66_3
OHSTL_III
OSSTL2_I
OSSTL3_I
OLVPECL
T
T
OHSTL_I
T
OGTLP
OLVDS
OGTL
OCTT
OAGP
Constants for Calculating TIOOP
Standard-specific adjustments for
output delays terminating at pads
(based on standard capacitive
load, C
SL
)
Description
and
Delay Measurement Methodology, page
www.xilinx.com
LVTTL, Slow, 2 mA
LVTTL, Fast, 2 mA
LVCMOS2
LVCMOS18
LVDS
LVPECL
PCI, 33 MHz, 3.3V
PCI, 66 MHz, 3.3V
GTL
GTL+
HSTL I
HSTL III
HSTL IV
SSTL2 I
SSTL2 II
SSTL3 I
SSTL3 II
CTT
AGP
Standard
4 mA
6 mA
8 mA
12 mA
16 mA
24 mA
4 mA
6 mA
8 mA
12 mA
16 mA
24 mA
41.
–0.05
–0.20
–0.41
–0.41
–0.51
–0.91
–1.01
–0.51
–0.91
–0.51
–1.01
–0.61
–0.91
14.7
13.1
0.09
–1.2
0.49
7.5
4.8
3.0
1.9
1.7
1.3
5.3
3.1
1.0
0.7
2.3
0.8
-7
0
Speed Grade
DS077-3 (v2.3) June 18, 2008
–0.05
–0.20
–0.41
–0.41
–0.51
–0.91
–1.01
–0.51
–0.91
–0.51
–1.01
–0.61
–0.91
14.7
13.1
0.09
–1.2
0.49
7.5
4.8
3.0
1.9
1.7
1.3
5.3
3.1
1.0
0.7
2.3
0.8
Product Specification
-6
0
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
R

Related parts for XC2S600E-6FG676C