LFX200EB-03FN256I Lattice, LFX200EB-03FN256I Datasheet - Page 114
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFX200EB-03FN256I
Manufacturer Part Number
LFX200EB-03FN256I
Description
IC FPGA 210KGATES 256FPBGA
Manufacturer
Lattice
Datasheet
1.LFX125EB-03F256C.pdf
(115 pages)
Specifications of LFX200EB-03FN256I
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
*
Number Of I /o
*
Number Of Gates
*
Voltage - Supply
*
Mounting Type
*
Operating Temperature
*
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFX200EB-03FN256I
Manufacturer:
LATTICE10
Quantity:
124
Company:
Part Number:
LFX200EB-03FN256I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
For Further Information
In addition to this data sheet, the following Lattice technical notes may be helpful when designing with the ispXPGA
Family:
Revision History
LFX125EB-04FN256I
LFX125EB-03FN256I
LFX125EC-03FN256I
LFX200EB-04FN256I
LFX200EB-03FN256I
LFX200EC-03FN256I
LFX500EB-04FN900I
LFX500EB-03FN900I
LFX500EC-03FN900I
September 2003
January 2004
June 2004
• ispXPGA sysMEM Memory Design and Usage Guidelines (TN1028)
• Lattice sysCLOCK PLL Design and Usage Guidelines (TN1003)
• sysIO Usage Guidelines for Lattice Devices (TN1000)
• ispXP Configuration Usage Guidelines (TN1026)
• sysHSI Usage Guide (TN1020)
Date
Part Number
—
Version
07.1
08.0
—
07
Previous Lattice releases.
Improved typical Icc data for LFX125B/C and LFX500B/C.
Improved external switching characteristics timing numbers for LFX125B/C.
Improved PIC timing numbers for LFX125B/C.
Improved t
Improved external switching characteristics timing numbers for LFX500B/C.
Improved PIC timing numbers for LFX500B/C.
Improved t
Enhanced CDR functionality description.
Logic Signal Connections and Signal Descriptions - removed CDRLOCK, LOSS and EXLOSS
descriptions.
Added lead-free package designators.
Updated CDR specifications and reference notes. Removed Source Synchronous (SS:No CAL)
mode references for the sysHSI blocks.
Revised Figures 16 and 24 for clarification.
Clarification of VCC sysHSI Block for 1.8V devices.
Updated IIL and IIH max specification.
Updated LVTTL and PCI 3.3 to support 5V tolerance.
Updated Global Clock Input Setup time specifications.
Clarification of Serial Out LVDS test condition.
Clarification of REFCLK, SS_CLKIN peak-to-peak period jitter condition.
Added sysHSI Reserved pins and footnote.
Removed industrial ordering part numbers.
Gates
139K
139K
139K
210K
210K
210K
476K
476K
476K
IOINDLY
IOINDLY
timing numbers for LFX125B/C.
timing numbers for LFX500B/C.
“E-Series” Industrial
Voltage
2.5/3.3
2.5/3.3
2.5/3.3
2.5/3.3
2.5/3.3
2.5/3.3
1.8
1.8
1.8
114
Speed Grade
Change Summary
-4
-3
-3
-4
-3
-3
-4
-3
-3
ispXPGA Family Data Sheet
Lead-Free fpBGA
Lead-Free fpBGA
Lead-Free fpBGA
Lead-Free fpBGA
Lead-Free fpBGA
Lead-Free fpBGA
Lead-Free fpBGA
Lead-Free fpBGA
Lead-Free fpBGA
Package
Balls
256
256
256
256
256
256
900
900
900