LFX200EB-03FN256I Lattice, LFX200EB-03FN256I Datasheet - Page 27
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFX200EB-03FN256I
Manufacturer Part Number
LFX200EB-03FN256I
Description
IC FPGA 210KGATES 256FPBGA
Manufacturer
Lattice
Datasheet
1.LFX125EB-03F256C.pdf
(115 pages)
Specifications of LFX200EB-03FN256I
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
*
Number Of I /o
*
Number Of Gates
*
Voltage - Supply
*
Mounting Type
*
Operating Temperature
*
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFX200EB-03FN256I
Manufacturer:
LATTICE10
Quantity:
124
Company:
Part Number:
LFX200EB-03FN256I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Figure 23. LVPECL Driver with Three Resistor Pack
ispXPGA 125B/C & ispXPGA 125EB/EC External Switching Characteristics
Parameter
t
t
t
t
t
t
t
t
t
t
1. Only available for ispXPGA 125B and ispXPGA 125EB (2.5V/3.3V) devices.
CO
S
H
SINDLY
HINDLY
COPLL
SPLL
HPLL
SINDLYPLL
HINDLYPLL
Global Clock Input to
Output
Global Clock Input Setup
Global Clock Input Hold
Global Clock Input Setup
Global Clock Input Hold
Global Clock Input to
Output
Global Clock Input Setup
Global Clock Input Hold
Global Clock Input Setup
Global Clock Input Hold
ispXPLD Emulated
LVPECL Buffer
Description
Over Recommended Operating Conditions
PIO Output Register
PIO Input Register without input
delay
PIO Input Register without input
delay
PIO Input Register with input delay
PIO Input Register with input delay
PIO Output Register using PLL
without delay
PIO Input Register without input
delay using PLL without delay
PIO Input Register without input
delay using PLL without delay
PIO Input Register with input delay
using PLL without delay
PIO Input Register with input delay
using PLL without delay
1/4 of Bourns P/N
CAT 16-PC4F12
Rs
Rs
Conditions
A
27
Zo
Zo
Min.
-1.9
-3.0
2.7
3.1
0.0
0.9
5.1
—
—
0
-5
1
Max.
5.3
3.6
—
—
—
—
—
—
—
—
ispXPGA Family Data Sheet
Min.
-1.8
-2.8
2.9
3.3
0.0
0.1
1.0
5.5
—
—
-4
Max.
to LVPECL
5.7
3.9
differential
—
—
—
—
—
—
—
—
receiver
Min.
-1.5
-2.4
3.3
3.8
0.0
0.3
1.2
6.3
—
—
-3
Max.
6.6
4.5
—
—
—
—
—
—
—
—
Timing v.0.3
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns