SI3220-G-GQ Silicon Laboratories Inc, SI3220-G-GQ Datasheet - Page 73
![IC PROSLIC/CODEC DUAL 64TQFP](/photos/16/12/161288/tqfp-64_sml.jpg)
SI3220-G-GQ
Manufacturer Part Number
SI3220-G-GQ
Description
IC PROSLIC/CODEC DUAL 64TQFP
Manufacturer
Silicon Laboratories Inc
Series
ProSLIC®r
Datasheet
1.SI3200-G-FSR.pdf
(112 pages)
Specifications of SI3220-G-GQ
Package / Case
64-TQFP, 64-VQFP
Function
Subscriber Line Interface Concept (SLIC), CODEC
Interface
GCI, PCM, SPI
Number Of Circuits
2
Voltage - Supply
3.3V, 5V
Current - Supply
65mA
Power (watts)
941mW
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Includes
Battery Switching, BORSCHT Functions, DTMF Generation and Decoding, FSK Tone Generation, Modem and Fax Tone Detection
Product
SLIC
Supply Voltage (min)
3.13 V
Supply Current
22 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Number Of Channels
2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SI3220-G-GQ
Manufacturer:
CREATIVE
Quantity:
99
Company:
Part Number:
SI3220-G-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Company:
Part Number:
SI3220-G-GQR
Manufacturer:
SILICON
Quantity:
15 000
Company:
Part Number:
SI3220-G-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
3.27. Interrupt Logic
The Dual ProSLIC devices are capable of generating
interrupts for the following events:
The interface to the interrupt logic consists of six
registers. Four interrupt status registers (IRQ0–IRQ3)
contain 1 bit for each of the above interrupt functions.
These bits are set when an interrupt is pending for the
associated resource. Three interrupt mask registers
(IRQEN1–IRQEN3) also contain 1 bit for each interrupt
function. For interrupt mask registers, the bits are active
high. Refer to the appropriate functional description text
for operational details of the interrupt functions.
When a resource reaches an interrupt condition, it
signals an interrupt to the interrupt control block. The
interrupt control block sets the associated bit in the
interrupt status register if the mask bit for that interrupt
is set. The INT pin is a NOR of the bits of the interrupt
status registers. Therefore, if a bit in the interrupt status
registers is asserted, IRQ asserts low. Upon receiving
the interrupt, the interrupt handler should read interrupt
status registers to determine which resource requests
service. All interrupt bits in the interrupt status registers
IRQ0–IRQ3 are cleared following a register read
operation. If the interrupt status registers are non-zero,
the INT pin remains asserted.
Loop current/ring ground detected
Ring trip detected
Ground Key detected
Power alarm
DTMF digit detected
Active timer 1 expired
Inactive timer 1 expired
Active timer 2 expired
Inactive timer 2 expired
Ringing active timer expired
Ringing inactive timer expired
Pulse metering active timer expired
Pulse metering inactive timer expired
RAM address access complete
Receive path modem tone detected
Transmit path modem tone detected
Rev. 1.3
3.28. SPI Control Interface
The control interface to the Dual ProSLIC devices is a
4-wire SPI bus modeled after microcontroller and serial
peripheral devices. The interface consists of a clock,
SCLK, chip select, CS, serial data input, SDI, and serial
data output, SDO. In addition, the Dual ProSLIC devices
include a serial data through output (SDI_THRU) to
support daisy-chain operation of up to eight devices (up
to sixteen channels). Figure 41 illustrates the daisy-
chain connections. Note that the SDITHRU pin of the
last device in the chain must not be connected to
ground (SDITHRU = 0 indicated GCI mode). The device
operates with both 8-bit and 16-bit SPI controllers.
Each SPI operation consists of a control byte, an
address byte (of which only the seven LSBs are used
internally), and either one or two data bytes depending
on the width of the controller and whether the access is
to an 8-bit register or 16-bit RAM address. Bytes are
always transmitted MSB first. The variations of usage
on this four-wire interface are as follows:
As shown in the application schematics in Figure 12 on
page 26 and Figure 13 on page 27, a pulldown resistor
is required on the SDO pin to ensure proper operation.
A pullup resistor is not allowed on the SDO pin.
Continuous clocking . During continuous clocking,
the data transfers are controlled by the assertion of
the CS pin. CS must be asserted before the falling
edge of SCLK on which the first bit of data is
expected during a read cycle and must remain low
for the duration of the 8-bit transfer (command/
address or data), going high after the last rising of
SCLK after the transfer.
Clock during transfer only . In this mode, the clock
is cycling only during the actual byte transfers. Each
byte transfer consists of eight clock cycles in a return
to “1” format.
SDI/SDO wired operation . Independent of the
clocking options described, SDI and SDO can be
treated as two separate lines or wired together if the
master is capable of tri-stating its output during the
data byte transfer of a read operation.
Soft reset . The SPI state machine resets whenever
CS asserts during an operation on an SCLK cycle
that is not a multiple of eight. This is a mechanism
for the controller to force the state machine to a
known state when the controller and the device are
out of synchronization.
Si3220/25 Si3200/02
73