UPD78P014CW NEC, UPD78P014CW Datasheet

no-image

UPD78P014CW

Manufacturer Part Number
UPD78P014CW
Description
8-bit single-chip microcomputer
Manufacturer
NEC
Datasheet
Document No. IC-3098C
Date Published January 1995 P
Printed in Japan
(O. D. No. IC-8111C)
DESCRIPTION
(OTP) ROM or EPROM instead of the mask ROM of the PD78014.
of systems in development stages, small-scale production of many different products, and rapid development and time-
to-market of a new product.
make sure to read this document before starting design.
FEATURES
Note The internal PROM and internal high-speed RAM size can be set by means of the memory size switching
Remark The QTOP microcomputer is the general term for a single-chip microcomputer with on-chip one-time
ORDERING INFORMATION
Pin compatible with mask ROM versions (except V
Internal PROM: 32K bytes
• PD78P014DW
• PD78P014CW, 78P014GC-AB8 : Programmable once only (ideal for small-scale production)
Internal high-speed RAM: 1024 bytes
Buffer RAM: 32 bytes
Operable over same supply voltage range as mask ROM version (2.7 to 6.0 V)
Available for the QTOP
The PD78P014 is a member of the PD78014 subseries of 78K/0 series products. It uses a one-time-programmable
Because the PD78P014 can be programmed by users, it is ideally suited for applications involving the evaluation
Detailed information about product features and specifications can be found in the following document. Please
In this document, the common parts of the one-time PROM version and EPROM version are represented by PROM.
PD78P014CW
PD78P014DW
PD78P014GC-AB8
register.
Part No.
Differences from mask ROM versions are as follows:
PROM. NEC supports its program writing, marking, screening, and verification.
The same memory mapping as on a mask ROM version is possible by setting the memory size
switching register.
There is no function for incorporating pull-up resistors by means of a mask option in P60 to P63
pins.
TM
Note
microcomputer
8-BIT SINGLE-CHIP MICROCOMPUTER
The information in this document is subject to change without notice.
PD78014, 78014Y Series User’s Manual : IEU-1343
64-pin plastic shrink DIP (750 mil)
64-pin ceramic shrink DIP (with window) (750 mil)
64-pin plastic QFP (14
: Reprogrammable (ideal for system evaluation)
Note
The mark
DATA SHEET
Package
shows revised points.
PP
pin)
14 mm)
MOS INTEGRATED CIRCUIT
PD78P014
One-time PROM
EPROM
One-time PROM
Internal ROM
©
1992

Related parts for UPD78P014CW

UPD78P014CW Summary of contents

Page 1

... Remark The QTOP microcomputer is the general term for a single-chip microcomputer with on-chip one-time PROM. NEC supports its program writing, marking, screening, and verification. Differences from mask ROM versions are as follows: The same memory mapping mask ROM version is possible by setting the memory size switching register ...

Page 2

SERIES DEVELOPMENT Products in Volume Production Products under Development Y subseries are products compatible with I C bus. PD78014Y Subseries PD78014 Subseries PD78014 Subseries 64-pin package A/D converter, 16-bit timer/event counter, SIO with automatic transmission/ reception function added Multiply/divide ...

Page 3

OUTLINE OF FUNCTION Item • PROM Internal memory • RAM Internal high-speed RAM : 1024 bytes Buffer RAM Memory space 64K bytes General registers 8 bits 32 registers (8 bits Instruction cycle On-chip instruction execution time cycle modification function Main ...

Page 4

... P42/AD2 P43/AD3 P44/AD4 P45/AD5 P46/AD6 P47/AD7 P50/A8 P51/A9 P52/A10 P53/A11 P54/A12 P55/A13 V SS Cautions 1. V pin should be connected pin should be connected pin should be connected REF P17/ANI7 4 61 P16/ANI6 5 60 P15/ANI5 6 59 ...

Page 5

... P40/AD0 10 P41/AD1 11 P42/AD2 12 P43/AD3 13 P44/AD4 14 P45/AD5 15 P46/AD6 Cautions 1. V pin should be connected pin should be connected pin should be connected directly PD78P014 48 P11/ANI1 47 P10/ANI0 P04/XT1 44 XT2 ...

Page 6

P00 to P04 : Port 0 P10 to P17 : Port 1 P20 to P27 : Port 2 P30 to P37 : Port 3 P40 to P47 : Port 4 P50 to P57 : Port 5 P60 to P67 : ...

Page 7

... (L) A10 A11 A12 A13 V SS Cautions 1. (L) : Connect Connect to ground RESET : Set to low level. 4. Open : Do not make any connection ...

Page 8

... Cautions 1. (L) : Connect Connect to ground RESET : Set to low level. 4. Open : Do not make any connection A14 : Address Bus Data Bus CE : Chip Enable OE : Output Enable ...

Page 9

BLOCK DIAGRAM PD78P014 9 ...

Page 10

... DIFFERENCES BETWEEN PD78P014 AND MASK ROM VERSION ................................................... 2. PIN FUNCTIONS ....................................................................................................................................... 2.1 Normal Operating Mode Pins ......................................................................................................................... 12 2.2 PROM Programming Mode Pins ..................................................................................................................... 15 2.3 Pin Input/Output Circuits and Connection of Unused Pins ........................................................................ 16 3. INTERNAL MEMORY SIZE SWITCHING REGISTER (IMS) ................................................................... 4. PROM PROGRAMMING ........................................................................................................................... 4.1 Operating Modes .............................................................................................................................................. 19 4.2 PROM Write Procedure .................................................................................................................................... 20 4.3 PROM Read Procedure ..................................................................................................................................... 22 5 ...

Page 11

DIFFERENCES BETWEEN PD78P014 AND MASK ROM VERSION The PD78P014 incorporates one-time PROM which can be written to once only, or EPROM to which programs can be written, erased and rewritten. By setting the internal memory size switching register, it ...

Page 12

PIN FUNCTIONS 2.1 Normal Operating Mode Pins (1) Port pins (1/2) Pin Name I/O Input Port 0 P00 5-bit I/O port P01 Input/ output P02 P03 Note 1 Input P04 Input/ Port 1 P10 to P17 output 8-bit input/output ...

Page 13

Port pins (2/2) Pin Name I/O P50 to P57 Input/ Port 5 output 8-bit input/output port. LED can be driven directly. Input/output can be specified in 1-bit unit. When used as an input port, pull-up resistor can be used ...

Page 14

Non port pins (1/2) Pin Name I/O INTP0 Input External interrupt input with specifiable valid edge (rising edge, falling edge, or both rising and falling edges). INTP1 INTP2 INTP3 Falling edge detection external interrupt input. SI0 Input Serial interface ...

Page 15

... Main system clock oscillation crystal connection. X2 — XT1 Input Subsystem clock oscillation crystal connection. XT2 — V — Positive power supply. DD (High voltage application for program write/verify. Directly connected — normal operating mode.) SS — V Ground potential SS 2.2 PROM Programming Mode Pins ...

Page 16

... Pin Input/Output Circuits and Connection of Unused Pins The input/output circuit type of each pin and the recommended connection of unused pins are shown in Table 2-1. The configuration of each type of input/output circuit is shown in Figure 2-1. Table 2-1. Type of Pin Input/Output Circuits Input/Output Pin Name Circuit Type P00/INTP0/TI0 ...

Page 17

Figure 2-1. Pin Input/Output Circuits Type 2 IN Schmitt-Triggered Input with Hysteresis Characteristic V Type 5-A DD pullup P-ch enable V DD data P-ch output N-ch disable input enable V DD Type 5-E pullup P-ch enable V DD data P-ch ...

Page 18

INTERNAL MEMORY SIZE SWITCHING REGISTER (IMS) This register is used to prevent part of the internal memory from being used by software. Setting the internal memory size switching register (IMS) enables memory mapping identical to that of a mask ...

Page 19

... Table 4-1. PROM Programming Operating Modes Pins RESET Operating Mode Program write Program verify Program inhibit L Read Output disable Standby and RESET pins. For the connection of unused pins, see “PIN PP pin and a low-level signal is applied to the RESET pin, the PD78P014 +12 ...

Page 20

PROM Write Procedure The PROM write procedure is as shown below, allowing high-speed writing. (1) Fix the RESET pin low. Supply + the V (2) PROM programming mode”. (2) Supply + the V pin and ...

Page 21

Figure 4-2. Write Procedure Flowchart ( Supply power supply voltage (2) Supply initial address (3) Supply write data (4) (5) Supply program pulse (6) Write Not Possible (Less than 25 ...

Page 22

PROM Read Procedure PROM contents can be read onto the external data bus (D0 to D7) using the following procedure. (1) Fix the RESET pin low. Supply + the V (2) PROM programming mode”. (2) Supply +5 ...

Page 23

... ONE-TIME PROM VERSION SCREENING One-time PROM versions ( PD78P014CW and PD78P014GC-AB8) cannot be fully tested and shipped by NEC for reasons related to their structure recommended that after writing the necessary data and storing at high temperature under the following conditions, screening should be conducted to verify the PROM. ...

Page 24

ELECTRICAL SPECIFICATIONS Absolute Maximum Ratings ( Parameter Symbol Supply voltage REF Input voltage Output voltage V I3 Analog input voltage V O ...

Page 25

... Keep away from lines carrying a high fluctuating current. The oscillator capacitor grounding point should always be at the same potential not connect to a ground pattern carrying a high current. A signal should not be taken from the oscillator. 2. When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock ...

Page 26

... Keep away from lines carrying a high fluctuating current. The oscillator capacitor grounding point should always be at the same potential not connect to a ground pattern carrying a high current. A signal should not be taken from the oscillator. 2. The subsystem clock oscillator is a circuit with a low amplification level, more prone to misoperation due to noise than the main system clock ...

Page 27

Recommended Oscillation Constants Main System Clock: Ceramic Resonator (T Manufacturer Product Name Murata Mfg. CSB1000J CSB J CSA . MK CSA . MG093 CST . MG093 CSA . MG CST . MGW CSA . MGU CST . MGWU CSA . ...

Page 28

DC Characteristics (T = – Parameter Symbol Input voltage high V IH1 V IH2 V IH3 V IH4 V IH5 Input voltage low V IL1 V IL2 V IL3 V IL4 V IL5 Output voltage ...

Page 29

DC Characteristics (T = – Parameter Symbol Output leakage current I V LOH1 high Output leakage current I V LOL low Software pull-up resistor V P10 to P17, P20 to P27 P30 to ...

Page 30

AC Characteristics (1) Basic operation (T = – Parameter Symbol Cycle time (Min. instruction execution time input frequency input high-/low-level t TIH width t TIL Interrupt input high-/low- t ...

Page 31

Read/write operation (T = – Parameter Symbol ASTB high-level width Address setup time Address hold time Data input time from address Data input time from RD Read data hold time RD low-level width WAIT ...

Page 32

Serial interface (T = – (a) 3-wire serial I/O mode (SCK... Internal clock output) Parameter Symbol V t SCK cycle time KCY1 t V KH1 SCK high-/low-level width t KL1 t SI setup time ...

Page 33

SBI mode (SCK...Internal clock output) Parameter Symbol V DD SCK cycle time t KCY3 t V KH3 DD SCK high-/low-level width t KL3 V SB0, SB1 setup time DD t SIK3 (to SCK ) SB0, SB1 hold time t ...

Page 34

SBI mode (SCK...External clock input) Parameter Symbol V SCK cycle time t KCY4 t V KH4 SCK high-/low-level width t KL4 V SB0, SB1 setup time t SIK4 (to SCK ) SB0, SB1 hold time t KSI4 (from SCK ...

Page 35

I/O mode (SCK... Internal clock output) Parameter Symbol SCK cycle time t KCY5 SCK high-level width t KH5 t SCK low-level width KL5 t SB0, SB1 setup time (to SCK ) SIK5 t SB0, SB1 hold time ...

Page 36

I/O mode with automatic transmit/receive function (SCK...Internal clock output) Parameter Symbol t SCK cycle time KCY7 t KH7 SCK high/low-level width t KL7 SI setup time (to SCK ) t SIK7 SI hold time (from SCK ) ...

Page 37

A/D Converter Characteristics (T a Parameter Symbol Resolution Note Overall error Conversion time t CONV Sampling time t SAMP Analog input voltage V IAN Reference voltage AV REF AV current I REF REF Note Excluding quantization error ( 1/2LSB). Shown ...

Page 38

AC Timing Test Point (Excluding X1 and XT1 Input) 0.8 V 0.2 V Clock Timing X1 Input XT1 Input TI Timing TI0-TI2 38 0 Point of DD 0.2 V measurement ...

Page 39

Read/Write Operation External fetch (no wait): A8-A15 Lower 8-Bit Address AD0-AD7 t ADS ASTB RD External fetch (wait insertion): A8-A15 Lower 8-Bit Address AD0-AD7 t ADS t ADH t ASTH ASTB RD t ASTRD WAIT t RDWT1 Upper 8-Bit Address ...

Page 40

External data access (no wait): A8-A15 Lower 8-Bit t ADD2 Address AD0-AD7 t ADS t ADH t ASTH ASTB RD t ASTRD WR External data access (wait insertion): A8-A15 Lower 8-Bit t ADD2 Address AD0-AD7 t ADS t ADH t ...

Page 41

Serial Transfer Timing 3-wire serial I/O mode: SCK SI t KSO1.2 SO SBI mode (bus release signal transfer): SCK t KSB SB0, SB1 SBI mode (command signal transfer): SCK SB0, SB1 t KCY 1 KL1.2 KH1 ...

Page 42

I/O mode: SCK SB0, SB1 3-wire serial I/O mode with automatic transmit/receive function SIK7.8 t KH7.8 t KSO7.8 SCK t KL7 STB t KCY7.8 3-wire serial I/O mode with ...

Page 43

... Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Signal Stop Instruction Execution Standby Release Signal (Interrupt Request) Test Conditions V = 2.0 V DDDR Subsystem clock stop and feedback resistor disconnected Release by RESET Release by interrupt Internal Reset Operation STOP Mode Data Retention Mode V DDDR t SREL STOP Mode ...

Page 44

Interrupt Input Timing INTP0-INTP2 INTP3 RESET Input Timing RESET INTL INTH t INTL t RSL PD78P014 ...

Page 45

DC Programming Characteristics (T Parameter Note Symbol Symbol Input voltage high Input voltage V V low IL IL Input leakage I I LIP LI current V V Output OH1 OH1 voltage high V V OH2 OH2 ...

Page 46

Program Operation AC Characteristics ( Parameter Symbol Address setup time ( SAC OE delay time from data t DDOO t Input data setup time ( SIDC t Address hold ...

Page 47

PROM Write Mode Timing A0-A14 D0- DDP Cautions 1. V should be applied before ...

Page 48

PROM Read Mode Timing A0-A14 CE OE Hi-z D0-D7 PROM Mode Setting Timing RESET A0- A14 48 Valid Address t DCOD t DOOD t DAOO Data Output t ...

Page 49

CHARACTERISTIC CURVES (FOR REFERENCE ONLY 10.0 5.0 1.0 0.5 0.1 0.05 0.01 0.005 0.001 (Main System Clock : 8.38 MHz 8.38 MHz 32.768 kHz ...

Page 50

(Main System Clock : 4.19 MHz Supply Voltage V [V] DD PD78P014 ( PCC=00H ...

Page 51

(Ports P64 to P67 0.5 Output Voltage Low (Port ...

Page 52

(P60 to P63 0.5 1.0 Output Voltage Low V ...

Page 53

PACKAGE DRAWINGS 64 PIN PLASTIC SHRINK DIP (750 mil NOTE 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition. 2) Item "K" ...

Page 54

PIN CERAMIC SHRINK DIP (750 mil NOTES 1) Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maxi-mum material condition. 2) Item "K" to center of ...

Page 55

PIN PLASTIC QFP ( 14 NOTE Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition detail ...

Page 56

RECOMMENDED SOLDERING CONDITIONS The PD78P014 should be soldered and mounted under the conditions recommended in the table below. For detail of recommended soldering conditions, refer to the information document “Semiconductor Device Mounting Technology Manual” (IEI-1207). For soldering methods and ...

Page 57

... PD78014 subseries device file Note CC78K/0-L 78K/0 series common C compiler library source file PROM Writing Tools PG-1500 PROM programmer PA-78P014CW Programmer adapter connected to PG-1500 PA-78P014GC PG-1500 controller Note 1, 2 PG-1500 control program Debugging Tools IE-78000-R 78K/0 series common in-circuit emulators ...

Page 58

Fuzzy Inference Development Support System Note 1 Note 5 Fuzzy knowledge data creation tool FE9000 /FE9200 FT9080 Note 1 /FT9085 Note 2 Translator Fuzzy inference module FI78K0 Note 1, 2 Fuzzy inference debugger FD78K0 Note 1, 2 Notes 1. PC-9800 ...

Page 59

APPENDIX B. RELATED DOCUMENTS Device Related Documents Document Name PD78014/78014Y Series User’s Manual 78K/0 Series User's Manual Instructions 78K/0 Series Application Notes Development Tool Related Documents (User’s Manual) Document Name RA78K Series Assembler Package RA78K Series Structured Assembler Preprocessor CC78K ...

Page 60

PD78P014 ...

Page 61

... Similar precautions need to be taken for PW boards with semiconductor devices on it. 2 HANDLING OF UNUSED INPUT PINS FOR CMOS Note: No connection for CMOS device inputs can be cause of malfunction connection is provided to the input pins possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices ...

Page 62

... The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance. ...

Related keywords