ATtiny861 Atmel Corporation, ATtiny861 Datasheet - Page 146
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATtiny861
Manufacturer Part Number
ATtiny861
Description
Manufacturer
Atmel Corporation
Specifications of ATtiny861
Flash (kbytes)
8 Kbytes
Pin Count
20
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
8
Hardware Qtouch Acquisition
No
Max I/o Pins
16
Ext Interrupts
16
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
11
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
0.5
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
6
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
No
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATtiny861-15MAZ
Manufacturer:
NEC
Quantity:
900
Company:
Part Number:
ATtiny861-15MZ
Manufacturer:
ATMEL
Quantity:
1 465
Company:
Part Number:
ATtiny861-20MU
Manufacturer:
LT
Quantity:
2 140
Part Number:
ATtiny861-20MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATtiny861-20PU
Manufacturer:
Atmel
Quantity:
135
Company:
Part Number:
ATtiny861-20PU ES
Manufacturer:
ATMEL
Quantity:
215
Part Number:
ATtiny861A-MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny861V-10MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
146
ATtiny261/461/861
Figure 15-3. ADC Prescaler
When initiating a single ended conversion by setting the ADSC bit in ADCSRA, the conversion
starts at the following rising edge of the ADC clock cycle.
A normal conversion takes 13 ADC clock cycles. The first conversion after the ADC is switched
on (ADEN in ADCSRA is set) takes 25 ADC clock cycles in order to initialize the analog circuitry,
as shown in
Figure 15-4. ADC Timing Diagram, First Conversion (Single Conversion Mode)
The actual sample-and-hold takes place 1.5 ADC clock cycles after the start of a normal conver-
sion and 13.5 ADC clock cycles after the start of an first conversion. See
conversion is complete, the result is written to the ADC Data Registers, and ADIF is set. In Sin-
gle Conversion mode, ADSC is cleared simultaneously. The software may then set ADSC again,
and a new conversion will be initiated on the first rising ADC clock edge.
Cycle Number
ADC Clock
ADEN
ADSC
ADIF
ADCH
ADCL
Figure 15-4
1
2
MUX and REFS
Update
ADEN
START
below.
12
ADPS0
ADPS1
ADPS2
13
CK
14
15
Sample & Hold
16
Reset
First Conversion
17
7-BIT ADC PRESCALER
18
ADC CLOCK SOURCE
19
20
21
22
Conversion
Complete
23
24
25
Figure
Sign and MSB of Result
Next
Conversion
1
LSB of Result
15-5. When a
2588E–AVR–08/10
2
MUX and REFS
Update
3