SAM7S128 Atmel Corporation, SAM7S128 Datasheet - Page 38
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
SAM7S128
Manufacturer Part Number
SAM7S128
Description
Manufacturer
Atmel Corporation
Specifications of SAM7S128
Flash (kbytes)
128 Kbytes
Pin Count
64
Max. Operating Frequency
55 MHz
Cpu
ARM7TDMI
Hardware Qtouch Acquisition
No
Max I/o Pins
32
Ext Interrupts
32
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
1
Twi (i2c)
1
Uart
3
Ssc
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
384
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
32
Self Program Memory
NO
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8/3.3
Operating Voltage (vcc)
3.0 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
3
Input Capture Channels
3
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
No
10.5
10.6
10.7
38
Serial Peripheral Interface
Two-wire Interface
USART
SAM7S Series Summary
• Supports communication with external serial devices
• Master or slave serial peripheral bus interface
• Master Mode only (SAM7S512/256/128/64/321/32)
• Master, Multi-Master and Slave Mode support (SAM7S161/16)
• General Call supported in Slave Mode (SAM7S161/16)
• Compatibility with
• One, two or three bytes internal address registers for easy Serial Memory access
• 7-bit or 10-bit slave addressing
• Sequential read/write operations
• Programmable Baud Rate Generator
• 5- to 9-bit full-duplex synchronous or asynchronous serial communications
• RS485 with driver control signal
– Four chip selects with external decoder allow communication with up to 15
– Serial memories, such as DataFlash
– Serial peripherals, such as ADCs, DACs, LCD Controllers, CAN Controllers and
– External co-processors
– 8- to 16-bit programmable data length per chip select
– Programmable phase and polarity per chip select
– Programmable transfer delays between consecutive transfers and between clock
– Programmable delay between consecutive transfers
– Selectable mode fault detection
– Maximum frequency at up to Master Clock
– 1, 1.5 or 2 stop bits in Asynchronous Mode
– 1 or 2 stop bits in Synchronous Mode
– Parity generation and error detection
– Framing error detection, overrun error detection
– MSB or LSB first
– Optional break generation and detection
– By 8 or by 16 over-sampling receiver frequency
– Hardware handshaking RTS - CTS
– Modem Signals Management DTR-DSR-DCD-RI on USART1 (not present on
– Receiver time-out and transmitter timeguard
– Multi-drop Mode with address generation and detection
peripherals
Sensors
and data per chip select
SAM7S32/16)
I
2
C
compatible devices (refer to the TWI sections of the datasheet)
®
and 3-wire EEPROMs
6175JS–ATARM–28-Jul-11