SAM9G15 Atmel Corporation, SAM9G15 Datasheet - Page 150
SAM9G15
Manufacturer Part Number
SAM9G15
Description
Manufacturer
Atmel Corporation
Datasheets
1.SAM9261.pdf
(248 pages)
2.SAM9261.pdf
(1274 pages)
3.SAM9261.pdf
(43 pages)
4.SAM9G15.pdf
(1211 pages)
5.SAM9G15.pdf
(45 pages)
Specifications of SAM9G15
Flash (kbytes)
0 Kbytes
Pin Count
217
Max. Operating Frequency
400 MHz
Cpu
ARM926
Hardware Qtouch Acquisition
No
Max I/o Pins
105
Ext Interrupts
105
Usb Transceiver
3
Usb Speed
Hi-Speed
Usb Interface
Host, Device
Spi
2
Twi (i2c)
3
Uart
6
Lin
4
Ssc
1
Sd / Emmc
2
Graphic Lcd
Yes
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
10
Adc Speed (ksps)
440
Resistive Touch Screen
Yes
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
32
Self Program Memory
NO
External Bus Interface
1
Dram Memory
DDR2/LPDDR, SDRAM/LPSDR
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8/3.3
Operating Voltage (vcc)
0.9 to 1.1
Fpu
No
Mpu / Mmu
No/Yes
Timers
6
Output Compare Channels
6
Input Capture Channels
6
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
No
- SAM9261 PDF datasheet
- SAM9261 PDF datasheet #2
- SAM9261 PDF datasheet #3
- SAM9G15 PDF datasheet #4
- SAM9G15 PDF datasheet #5
- Current page: 150 of 248
- Download datasheet (2Mb)
Bus Interface Unit
6.2.6
6.2.7
6-10
External Abort limitations
AHB clocking
from ARM926EJ-S
D/IHCLKEN
to ARM926EJ-S
AHB outputs
AHB inputs
HCLK
CLK
The ARM926EJ-S design uses a single clock, CLK. To run the ARM926EJ-S processor
at a higher frequency than the AHB system bus, a separate AHB clock enable for each
of the two bus masters is required (in a multi-AHB system each AHB system can be
running at a different frequency):
DHCLKEN
IHCLKEN
Figure 6-3 shows the relationships between CLK, HCLK, DHCLKEN, and
IHCLKEN.
For single and multi-layer AHB systems, DHCLKEN and IHCLKEN must be tied
together. If HCLK and CLK are the same frequency, the relevant HCLKEN input (or
inputs) must be tied HIGH.
CLK and HCLK must be synchronous. The skew between CLK and HCLK must be
minimized.
Only certain types of accesses cause an External Abort if an Error response is returned
for an AHB transfer. These are:
•
•
•
•
Copyright © 2001-2003 ARM Limited. All rights reserved.
page table walk
noncached read
nonbuffered write
noncached read-lock-write (SWP).
Is used to signify the rising edge of HCLK for the system data
BIU bus master.
Is used to signify the rising edge of HCLK for the system
instruction BIU bus master.
Figure 6-3 AHB clock relationships
Skew between CLK and HCLK
ARM DDI0198D
Related parts for SAM9G15
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
U6046BREAR WINDOW HEATING TIMER / LONG-TERM TIMER
Manufacturer:
ATMEL Corporation
Datasheet: