STA120D STMicroelectronics, STA120D Datasheet
STA120D
Specifications of STA120D
497-3942-5
497-3943-5
Available stocks
Related parts for STA120D
STA120D Summary of contents
Page 1
... FILT AGND MCK CLOCK & DATA RECOVERY DE MUX MUX C0/E0 Ca/E1 Cb/E2 Cc/F0 Cd/F1 STA120 SO28 ORDERING NUMBER: STA120D AUDIO SERIAL PORT REGISTERS D97AU613A Ce/F2 ERF CBL SDATA ...
Page 2
STA120 ABSOLUTE MAXIMUM RATINGS Symbol Power Supply Voltage Input Voltage ( excluding pins 9, 10 Ambient Operating Temperature (power applied) amb T Storage Temperature stg PIN CONNECTIONS (Top view) PINS DESCRIPTION N. ...
Page 3
PINS DESCRIPTION (continued) N. Name Control Pins 1 C Channel Status Output. Received channel status bit serial output port. FSYNC may be used to latch this bit externally. Except in I Fsync Channel Status Output Bits.These pin are ...
Page 4
STA120 PINS DESCRIPTION (continued) N. Name 16 SEL Select.Control pin that selects either channel status information (SEL = 1) or error and frequency information (SEL = displayed on six (C0, Ca Cb, Cc, Cd, Ce) pins. 27 ...
Page 5
Figure 1. Circuit Diagram RECEIVER CIRCUIT (See Appendix A) CHANNEL STATUS and/or ERROR/FREQUENCY REPORTING 330 0.47 F GENERAL DESCRIPTION The STA120 is a monolithic CMOS circuit that receives and decodes audio and digital data according to the AES/EBU, IEC 958, ...
Page 6
STA120 frequency detectors pull the VCO frequency within the lock range of the PLL. When no digital audio data is present, the VCO frequency is pulled to its minimum value. Figure 2. Jitter Attenuator Characteristics. (dB 100 ...
Page 7
Table 1. Normal Audio Port Modes ( Special Modes ( When M3 is high, the special audio modes ...
Page 8
STA120 This timing is illustrated in Figure 5. The C output contains the channel status bits with CBL rising indicating the start of a new channel status block. CBL is high for the first four bytes of channel status (32 ...
Page 9
Figure 4. Special Audio Port Formats 12 and 13 FSYNC(out) SCK(out) SDATA(out) AUX LSB FSYNC(out) SCK(out) SDATA(out) AUX LSB Error And Frequency Reporting When SEL is low, error and received frequency information are selected. The error information is encoded on ...
Page 10
STA120 The validity flag indicates that the validity bit for a previous sample was high since the last clearing of the error codes. The slipped sample error can only occur when FSYNC and SCK of the audio serial port are ...
Page 11
Professional Channel Status ( When C0 is low, the received channel status block is encoded according to the professional / broadcast format. The Ca through Ce pins are defined for some of the more important professional bits. As ...
Page 12
STA120 APPENDIX A: RS422 RECEIVER INFORMATION The RS422 receivers on the STA120 is designed to receive both the professional and consumer interfac- es, and meet all specifications listed in the digital audio standards. Figure 6 illustrates the internal sche- matic ...
Page 13
Grounding the shield of the cables a tricky issue. In the configuration of systems important to avoid ground loops and DC current flowing down the shield of the cable that could results when boxes with dif- ferent ground ...
Page 14
STA120 mm DIM. MIN. TYP. MAX. A 2.65 a1 0.1 0.3 0.004 b 0.35 0.49 0.014 b1 0.23 0.32 0.009 C 0 (typ.) D 17.7 18.1 0.697 E 10 10.65 0.394 e 1.27 e3 16.51 F 7.4 7.6 ...
Page 15
... No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics ...