LPC1343FHN33 NXP Semiconductors, LPC1343FHN33 Datasheet - Page 23

• Manufacturer Part Number: LPC1343FHN33
• Description: The LPC1343FHN33 is a ARM Cortex-M3 based microcontroller for embedded applications featuring a high level of integration and low power consumption
• Manufacturer: NXP Semiconductors

NXP Semiconductors
LPC1311_13_42_43
Product data sheet
7.14.1 Features
7.16.1 Features
7.14 General purpose external event counter/timers
7.15 System tick timer
7.16 Watchdog timer
The LPC1311/13/42/43 includes two 32-bit counter/timers and two 16-bit counter/timers.
The counter/timer is designed to count cycles of the system derived clock. It can optionally
generate interrupts or perform other actions at specified timer values, based on four
match registers. Each counter/timer also includes one capture input to trap the timer value
when an input signal transitions, optionally generating an interrupt.
The ARM Cortex-M3 includes a system tick timer (SYSTICK) that is intended to generate
a dedicated SYSTICK exception at a fixed time interval, normally set to 10 ms.
Remark: The standard Watchdog timer is available on parts LPC1311/13/42/43.
The purpose of the watchdog is to reset the microcontroller within a selectable time
period. When enabled, the watchdog will generate a system reset if the user program fails
to ‘feed’ (or reload) the watchdog within a predetermined amount of time.
•
•
•
•
•
•
•
•
•
•
•
A 32-bit/16-bit counter/timer with a programmable 32-bit/16-bit prescaler.
Counter or timer operation.
One capture channel per timer, that can take a snapshot of the timer value when an
input signal transitions. A capture event may also generate an interrupt.
Four match registers per timer that allow:
– Continuous operation with optional interrupt generation on match.
– Stop timer on match with optional interrupt generation.
– Reset timer on match with optional interrupt generation.
Up to four external outputs corresponding to match registers, with the following
capabilities:
– Set LOW on match.
– Set HIGH on match.
– Toggle on match.
– Do nothing on match.
Internally resets chip if not periodically reloaded.
Debug mode.
Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be
disabled.
Incorrect/incomplete feed sequence causes reset/interrupt if enabled.
Flag to indicate watchdog reset.
Programmable 24-bit timer with internal prescaler.
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 20 June 2011
32-bit ARM Cortex-M3 microcontroller
LPC1311/13/42/43
© NXP B.V. 2011. All rights reserved.
23 of 73