LPC3180 NXP Semiconductors, LPC3180 Datasheet - Page 20

The LPC3180 is an ARM9-based microcontroller for embedded applications requiringhigh performance combined with low power dissipation

LPC3180

Manufacturer Part Number
LPC3180
Description
The LPC3180 is an ARM9-based microcontroller for embedded applications requiringhigh performance combined with low power dissipation
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC3180FEL320
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC3180FEL320,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC3180FEL320/01
Quantity:
9 999
Part Number:
LPC3180FEL320/01,5
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC3180FEL320551
Manufacturer:
NXP Semiconductors
Quantity:
135
NXP Semiconductors
LPC3180_2
Preliminary data sheet
6.12.3.1 Features
6.13.1.1 Features
6.12.3 USB OTG Controller
6.13.1 Standard UARTs
6.13.2 High-speed UARTs
6.13 UARTs
USB OTG (On-The-Go) is a supplement to the USB 2.0 specification that augments the
capability of existing mobile devices and USB peripherals by adding host functionality for
connection to USB peripherals.
The LPC3180 contains seven UARTs. Four are standard UARTs, and three are special
purpose high-speed UARTs.
The four standard UARTs are downwards compatible with the INS16Cx50. These UARTs
support rates up to 460800 bit/s from a 13 MHz peripheral clock.
The three high-speed UARTs are designed to support rates up to 921600 bit/s from a
13 MHz peripheral clock, for on-board communication in low noise conditions. This is
accomplished by changing the oversampling from 16 to 14 , and altering the rate
generation logic.
Fully compliant with On-The-Go supplement to the USB Specification 2.0 Revision
1.0.
Supports Host Negotiation Protocol (HNP) and Session Request Protocol (SRP) for
dual-role devices under software control. HNP is partially implemented in hardware.
Provides programmable timers required for HNP and SRP.
Supports slave mode operation through AHB slave interface.
Supports the OTG ATX from NXP (ISP 1301) or any external CEA-2011OTG
specification compliant ATX.
Each standard UART has 64 byte Receive and Transmit FIFOs.
Receiver FIFO trigger points at 16 B, 32 B, 48 B, and 60 B.
Transmitter FIFO trigger points at 0 B, 4 B, 8 B, and 16 B.
Register locations conform to 16C550 industry standard.
Each standard UART has a fractional rate pre-divider and an internal baud rate
generator.
The standard UARTs support three clocking modes: on, off, and auto-clock. The
auto-clock mode shuts off the clock to the UART when it is idle.
UART 6 includes an IrDA mode to support infrared communication.
The standard UARTs are designed to support data rates of (2400, 4800, 9600,
19200, 38400, 57600, 115200, 230400, 460800) bit/s.
Each UART includes an internal loopback mode.
Rev. 02 — 15 February 2007
16/32-bit ARM microcontroller with external memory interface
LPC3180
© NXP B.V. 2007. All rights reserved.
20 of 36

Related parts for LPC3180