P87C552 NXP Semiconductors, P87C552 Datasheet - Page 46

The 87C552 Single-Chip 8-Bit Microcontroller is manufactured in anadvanced CMOS process and is a derivative of the 80C51microcontroller family

P87C552

Manufacturer Part Number
P87C552
Description
The 87C552 Single-Chip 8-Bit Microcontroller is manufactured in anadvanced CMOS process and is a derivative of the 80C51microcontroller family
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P87C552-5A68
Manufacturer:
PHILIPS
Quantity:
5
Part Number:
P87C552IBA
Manufacturer:
PHI
Quantity:
20 000
Part Number:
P87C552SBAA
Manufacturer:
SILICON
Quantity:
1 001
Part Number:
P87C552SBAA
Manufacturer:
PHILIPS
Quantity:
8
Part Number:
P87C552SBAA
Manufacturer:
NXPL
Quantity:
5 510
Part Number:
P87C552SBAA
Manufacturer:
NXP
Quantity:
1 135
Part Number:
P87C552SBAA
Manufacturer:
PHILIPS
Quantity:
11
Part Number:
P87C552SBAA,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P87C552SBAAЈ¬512
Manufacturer:
NXP
Quantity:
1 062
Part Number:
P87C552SFAA
Manufacturer:
NXP
Quantity:
1 136
Part Number:
P87C552SFAA
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
P87C552SFAA,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
Table 8.
Table 9.
2003 Apr 01
STATUS
STATUS
STATUS
STATUS
(S1STA)
(S1STA)
(S1STA)
(S1STA)
CODE
CODE
80C51 8-bit microcontroller
8K/256 OTP, 8 channel 10 bit A/D, I
capture/compare, high I/O, low voltage (2.7 V to 5.5 V), low power
A0H
A8H
B0H
B8H
C0H
C8H
A STOP condition or
repeated START
condition has been
received while still
addressed as
SLV/REC or SLV/TRX
SLV/REC or SLV/TRX
Own SLA+R has
been received; ACK
h
has been returned
Arbitration lost in
SLA+R/W as master;
Own SLA+R has
been received, ACK
has been returned
Data byte in S1DAT
has been transmitted;
ACK has been
ACK has been
received
Data byte in S1DAT
has been transmitted;
NOT ACK h
NOT ACK has been
received
Last data byte in
S1DAT has been
transmitted (AA = 0);
ACK has been
received
SIO1 HARDWARE
SIO1 HARDWARE
SIO1 HARDWARE
SIO1 HARDWARE
STATUS OF THE
STATUS OF THE
STATUS OF THE
STATUS OF THE
Slave Receiver Mode (Continued)
Slave Transmitter Mode
di i
I
I
b
2
2
C BUS AND
C BUS AND
i
h
d (AA
b
b
d
0)
No STDAT action or
No STDAT action or
No STDAT action or
No STDAT action
Load data byte or
load data byte
Load data byte or
load data byte
Load data byte or
load data byte
No S1DAT action or
no S1DAT action or
no S1DAT action or
no S1DAT action
No S1DAT action or
no S1DAT action or
no S1DAT action or
no S1DAT action
TO/FROM S1DAT
TO/FROM S1DAT
TO/FROM S1DAT
TO/FROM S1DAT
APPLICATION SOFTWARE RESPONSE
APPLICATION SOFTWARE RESPONSE
2
C, PWM,
STA
STA
X
X
X
X
X
X
0
0
1
1
0
0
1
1
0
0
1
1
TO S1CON
TO S1CON
STO
STO
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
46
SI
SI
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
AA
AA
01
0
1
0
1
0
1
0
1
0
1
1
0
1
0
1
0
1
Switched to not addressed SLV mode; no recognition
of own SLA or General call address
Switched to not addressed SLV mode; Own SLA will
be recognized; General call address will be
recognized if S1ADR.0 = logic 1
Switched to not addressed SLV mode; no recognition
of own SLA or General call address. A START
condition will be transmitted when the bus becomes
free
Switched to not addressed SLV mode; Own SLA will
be recognized; General call address will be
recognized if S1ADR.0 = logic 1. A START condition
will be transmitted when the bus becomes free.
Last data byte will be transmitted and ACK bit will be
received
Data byte will be transmitted; ACK will be received
Last data byte will be transmitted and ACK bit will be
received
Data byte will be transmitted; ACK bit will be received
Last data byte will be transmitted and ACK bit will be
received
Data byte will be transmitted; ACK bit will be received
Switched to not addressed SLV mode; no recognition
of own SLA or General call address
Switched to not addressed SLV mode; Own SLA will
be recognized; General call address will be
recognized if S1ADR.0 = logic 1
Switched to not addressed SLV mode; no recognition
of own SLA or General call address. A START
condition will be transmitted when the bus becomes
free
Switched to not addressed SLV mode; Own SLA will
be recognized; General call address will be
recognized if S1ADR.0 = logic 1. A START condition
will be transmitted when the bus becomes free.
Switched to not addressed SLV mode; no recognition
of own SLA or General call address
Switched to not addressed SLV mode; Own SLA will
be recognized; General call address will be
recognized if S1ADR.0 = logic 1
Switched to not addressed SLV mode; no recognition
of own SLA or General call address. A START
condition will be transmitted when the bus becomes
free
Switched to not addressed SLV mode; Own SLA will
be recognized; General call address will be
recognized if S1ADR.0 = logic 1. A START condition
will be transmitted when the bus becomes free.
NEXT ACTION TAKEN BY SIO1 HARDWARE
NEXT ACTION TAKEN BY SIO1 HARDWARE
P87C552
Product data

Related parts for P87C552