MPT612 NXP Semiconductors, MPT612 Datasheet - Page 18

The MPT612, the first dedicated IC for performing the Maximum Power Point Tracking (MPPT) function, is designed for use in applications that use solar photovoltaic (PV) cells or in fuel cells

MPT612

Manufacturer Part Number
MPT612
Description
The MPT612, the first dedicated IC for performing the Maximum Power Point Tracking (MPPT) function, is designed for use in applications that use solar photovoltaic (PV) cells or in fuel cells
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPT612FBD48,151
Manufacturer:
ON
Quantity:
22 150
Part Number:
MPT612FBD48,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
MPT612
Product data sheet
7.17.10 EmbeddedICE
7.17.8 APB
7.17.9 Emulation and debugging
values are preserved throughout Power-down mode. In addition, the logic levels of chip
output pins remain static. Power-down mode can be exited and normal operation
resumed by either a reset or via specific interrupts that function without clock signals.
Power-down mode reduces chip power consumption to nearly zero because all dynamic
device operation is suspended.
Selecting an external 32 kHz clock instead of the PCLK as the clock-source for the
on-chip RTC enables the core to keep the RTC active during Power-down mode. Power-
down current is increased when the RTC is active. However, the current consumption is
significantly lower than that in Idle mode.
In Deep-power down mode, all power is removed from the internal chip logic except for
the RTC module, the I/O ports, the SRAM and the 32 kHz external oscillator. Additional
power savings are provided when SRAM and the 32 kHz oscillator are powered down
individually. Deep power-down mode has the lowest possible power consumption without
removing power from the entire chip. In Deep power-down mode, the contents of
registers and memory are not preserved except for SRAM (if selected) and three general
purpose registers. To resume operation, a full chip reset is required.
To conserve battery power, a power selector module switches the RTC power supply
from V
A power control feature for peripherals enables individual peripherals to be turned off
when they are not needed in the application. This results in additional power savings
during Active and Idle modes.
The APB divider determines the relationship between the processor clock (CCLK) and
the clock used for peripheral devices (PCLK). The APB divider serves two purposes. The
first is to provide peripherals with the desired PCLK via the APB divider so that they can
operate at the chosen ARM processor speed. In order to achieve this, the APB divider
may be slowed down to between 50 % and 25 % of the processor clock rate. The default
condition on reset is the APB divider running at 25 % of the processor clock rate. This is
because the APB divider must work correctly during power-up (and its timing cannot be
altered if it does not work since its control registers reside on the APB). The second
purpose of the APB divider is to allow power saving when an application does not require
any peripherals running at the full processor rate. The PLL remains active (if it was
running) during Idle mode because the APB divider is connected to the PLL output.
The MPT612 supports emulation and debugging using the JTAG serial port.
Standard ARM EmbeddedICE logic provides on-chip debug support. Debugging of the
target system requires a host computer running the debugger software and an
EmbeddedICE protocol converter. The EmbeddedICE protocol converter converts the
remote debug protocol commands to the JTAG data needed for accessing the ARM core.
The ARM core contains a built-in a debug communication channel function. The debug
communication channel allows a program running on the target system to communicate
with the host debugger/another host without stopping the program flow or entering the
debug state.
The debug communication channel is accessed as coprocessor 14 by the program
running on the ARM7TDMI-S core. The debug communication channel allows the JTAG
DD(RTC)
to V
All information provided in this document is subject to legal disclaimers.
DDC
Rev. 2 — 14 September 2010
whenever the core voltage is present on pin V
Maximum power point tracking IC
DDC
.
© NXP B.V. 2010. All rights reserved.
MPT612
18 of 18

Related parts for MPT612