TDA9898HN/V3,551 NXP Semiconductors, TDA9898HN/V3,551 Datasheet - Page 16

• Manufacturer Part Number: TDA9898HN/V3,551
• Description: IC IF PROCESSOR HYBRID 48-HVQFN
• Manufacturer: NXP Semiconductors
• Type: Demodulatorr

Specifications of TDA9898HN/V3,551

• Applications: TV
• Mounting Type: Surface Mount
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 935288218551

NXP Semiconductors
UJA1076_2
Product data sheet
6.4.2 Watchdog Timeout behavior
6.4.3 Watchdog Off behavior
6.5 System reset
The watchdog runs continuously in Timeout mode. It can be reset at any time by a
watchdog trigger. If the watchdog overflows, the cyclic interrupt (CI) bit is set. If a CI is
already pending, a system reset is performed.
The watchdog is in Timeout mode when pin WDOFF is LOW and:
The watchdog is disabled in this state.
The watchdog is in Off mode when:
The following events will cause the SBC to perform a system reset:
A watchdog overflow in Timeout mode requests a cyclic interrupt (CI), if a CI is not already
pending.
The UJA1076 provides three signals for dealing with reset events:
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
the SBC is in Standby mode and bit WMC = 0 or
the SBC is in Off, Overtemp or Sleep modes
the SBC is in Standby mode and bit WMC = 1
the SBC is in any mode and the WDOFF pin is HIGH
V1 undervoltage (reset pulse length selected via external pull-up resistor on RSTN
pin)
An external reset (RSTN forced LOW)
Watchdog overflow (Window mode)
Watchdog overflow in Timeout mode with cyclic interrupt (CI) pending
Watchdog triggered too early in Window mode
WMC value changed in Normal mode
WDOFF pin state changed
SBC goes to Sleep mode (MC set to 01; see
SBC goes to Sleep mode (MC set to 01; see
STBCC = WIC1 = WIC2 = 0
SBC goes to Sleep mode (MC set to 01; see
Software reset (SWR = 1)
SBC leaves Overtemp mode (reset pulse length selected via external pull-up resistor
on RSTN pin)
RSTN input/output for performing a global ECU system reset or forcing an external
reset
EN pin, a fail-safe global enable output
LIMP pin, a fail-safe limp home output
the SBC is in Normal mode and bit WMC = 1
All information provided in this document is subject to legal disclaimers.
Rev. 02 — 27 May 2010
High-speed CAN core system basis chip
Table
Table
Table
5) while INTN is driven LOW
5) while
5) while wake-up pending
UJA1076
© NXP B.V. 2010. All rights reserved.
16 of 47