74AUP2G34GM,115 NXP Semiconductors, 74AUP2G34GM,115 Datasheet - Page 9
![IC BUFF DL LOW PWR N-INV 6XSON](/photos/1/39/13915/6-xson_sot886_pkg_sml.jpg)
74AUP2G34GM,115
Manufacturer Part Number
74AUP2G34GM,115
Description
IC BUFF DL LOW PWR N-INV 6XSON
Manufacturer
NXP Semiconductors
Series
74AUPr
Datasheet
1.74AUP2G34GM115.pdf
(19 pages)
Specifications of 74AUP2G34GM,115
Logic Type
Buffer/Line Driver, Non-Inverting
Number Of Elements
2
Number Of Bits Per Element
1
Current - Output High, Low
4mA, 4mA
Voltage - Supply
0.8 V ~ 3.6 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
6-XSON (Micropak™), SOT-886
Logic Family
AUP
Number Of Channels Per Chip
2
Polarity
Non-Inverting
Supply Voltage (max)
3.6 V
Supply Voltage (min)
0.8 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
High Level Output Current
- 4 mA
Low Level Output Current
4 mA
Minimum Operating Temperature
- 40 C
Number Of Lines (input / Output)
2 / 2
Propagation Delay Time
16.3 ns at 1.1 V to 1.3 V, 10.3 ns at 1.4 V to 1.6 V, 8.1 ns at 1.65 V to 1.95 V, 6.4 ns at 2.3 V to 2.7 V, 5.6 ns at 3 V to 3.6 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-2580-2
935279995115
935279995115
NXP Semiconductors
Table 8.
Voltages are referenced to GND (ground = 0 V); for test circuit see
[1]
[2]
[3]
[4]
12. Waveforms
Table 9.
74AUP2G34
Product data sheet
Symbol Parameter
C
C
Supply voltage
V
0.8 V to 3.6 V
Fig 7.
CC
L
PD
= 5 pF, 10 pF, 15 pF and 30 pF
All typical values are measured at nominal V
t
All specified values are the average typical values over all stated loads.
C
P
f
f
C
V
N = number of inputs switching;
Σ(C
pd
i
o
D
CC
PD
= input frequency in MHz;
L
= output frequency in MHz;
is the same as t
= load capacitance in pF;
= C
L
is used to determine the dynamic power dissipation (P
= supply voltage in V;
× V
power dissipation
capacitance
Measurement points are given in
Logic levels: V
The data input (nA) to output (nY) propagation delays
PD
Dynamic characteristics
Measurement points
CC
× V
2
× f
CC
o
2
) = sum of the outputs.
× f
PLH
i
× N + Σ(C
OL
and t
and V
PHL
Conditions
f
Output
V
0.5 × V
i
OH
L
M
= 1 MHz; V
.
V
V
V
V
V
V
× V
are typical output voltage drop that occur with the output load.
CC
CC
CC
CC
CC
CC
CC
= 0.8 V
= 1.1 V to 1.3 V
= 1.4 V to 1.6 V
= 1.65 V to 1.95 V
= 2.3 V to 2.7 V
= 3.0 V to 3.6 V
nA input
nY output
CC
2
…continued
× f
Table
o
All information provided in this document is subject to legal disclaimers.
) where:
I
CC
= GND to V
GND
V
V
9.
.
OH
OL
V
I
Rev. 3 — 3 September 2010
t
PLH
Input
V
0.5 × V
M
CC
D
V
in μW).
M
V
CC
[3][4]
M
Figure
Min
-
-
-
-
-
-
8.
25 °C
Typ
V
2.5
2.6
2.7
2.9
3.4
4.0
M
V
V
V
[1]
I
CC
M
t
mnb072
PHL
Max
-
-
-
-
-
-
Min
-
-
-
-
-
-
−40 °C to +125 °C
74AUP2G34
Low-power dual buffer
(85 °C)
Max
-
-
-
-
-
-
t
≤ 3.0 ns
r
= t
© NXP B.V. 2010. All rights reserved.
f
(125 °C)
Max
-
-
-
-
-
-
Unit
pF
pF
pF
pF
pF
pF
9 of 19