CC2420 Chipcon AS, CC2420 Datasheet - Page 29

no-image

CC2420

Manufacturer Part Number
CC2420
Description
2.4 GHz RF Transceiver for IEEE 802.15.4 and ZigBee
Manufacturer
Chipcon AS
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CC2420
Manufacturer:
TI
Quantity:
3 000
Part Number:
CC2420-RTR1
Manufacturer:
COOPER/Bussmann
Quantity:
25 000
Part Number:
CC2420RGZR
Manufacturer:
TI/CC
Quantity:
9 035
Part Number:
CC2420RGZR
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
CC2420RGZR
0
Part Number:
CC2420RGZT
Quantity:
12 300
Part Number:
CC2420RGZT
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
CC2420RTCR
Manufacturer:
TI/CC
Quantity:
18 300
Part Number:
CC2420RTCR
Manufacturer:
TI-CHIPCON
Quantity:
20 000
Part Number:
CC2420RTCR
0
Part Number:
CC2420ZRTCR
Manufacturer:
TI-CHIPCON
Quantity:
12 300
Receive mode
In receive mode, the SFD pin goes high
after the start of frame delimiter (SFD)
field has been completely received. If
address recognition is disabled or is
successful, the SFD pin goes low again
only after the last byte of the MPDU has
been received. If the received frame fails
address recognition, the SFD pin goes low
immediately. This is illustrated in Figure
12.
The FIFO pin is high when there is one or
more data bytes in the RXFIFO. The first
byte to be stored in the RXFIFO is the
length field of the received frame, i.e. the
FIFO pin is set high when the length field
is written to the RXFIFO. The FIFO pin
then remains high until the RXFIFO is
empty.
If
completely or partially inside the RXFIFO,
the FIFO pin will remain high until the
RXFIFO is empty.
When address recognition is enabled,
data should not be read out of the RXFIFO
before the address is completely received,
since the frame may be automatically
flushed if it fails address recognition. This
may be handled by using the FIFOP pin
RXFIFO overflow
The RXFIFO can only contain a maximum
of 128 bytes at a given time. This may be
Chipcon AS SmartRF® CC2420 Preliminary Datasheet (rev 1.0), 2003-11-17
a
previously
received
Figure 11. Microcontroller interface example
CC2420
FIFOP
frame
FIFO
SCLK
CCA
SFD
CSn
SO
SI
is
SmartRF
divided between multiple frames, as long
as the total number of bytes is 128 or less.
If an overflow occurs in the RXFIFO, this
is signaled to the microcontroller by setting
the FIFO pin low while the FIFOP pin is
high. Data already in the RXFIFO will not
be affected by the overflow, i.e. frames
already received may be read out.
A SFLUSHRX command strobe is required
after a RXFIFO overflow to enable
reception of new data. Note that at least
one byte should be read from the RXFIFO
prior to issuing the SFLUSHRX command
strobe. Otherwise the FIFO will be flushed,
but the FIFOP pin will not go low before a
byte is read.
For security enabled frames, the MAC
layer must read the source address of the
received frame before it can decide which
key to use to decrypt or authenticate. This
data must therefore not be overwritten
even if it has been read out of the RXFIFO
by
SECCTRL0.RXFIFO_PROTECTION control
bit is set,
header of security enabled frames until
decryption has been performed. If no MAC
security is used or if it is implemented
outside the
to achieve optimal use of the RXFIFO.
GIO0
Interrupt
GIO1
Timer Capture
SCLK
MOSI
MISO
GIO2
the
µC
CC2420
CC2420
microcontroller.
®
also protects the frame
, this bit may be cleared
CC2420
Page 29 of 85
If
the

Related parts for CC2420