MPC875 Freescale Semiconductor, Inc, MPC875 Datasheet - Page 43
MPC875
Manufacturer Part Number
MPC875
Description
Mpc875 Powerquicc Integrated Communications Processor
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MPC875.pdf
(84 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC875CVR133
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
MPC875CVR133
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC875CVR66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC875CZT133
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC875CZT66
Manufacturer:
MOTOROLA
Quantity:
490
Company:
Part Number:
MPC875CZT66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC875CZT66
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC875VR133
Manufacturer:
ZILOG
Quantity:
1
Company:
Part Number:
MPC875VR133
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC875VR80
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
MPC875ZT133
Manufacturer:
MOT
Quantity:
1 831
Table 15
Freescale Semiconductor
Num
R69
R70
R71
R72
R73
R74
R75
R76
R77
R78
R79
R80
R81
R82
CLKOUT to HRESET high impedance
(MAX = 0.00 × B1 + 20.00)
CLKOUT to SRESET high impedance
(MAX = 0.00 × B1 + 20.00)
RSTCONF pulse width
(MIN = 17.00 × B1)
Configuration data to HRESET rising
edge setup time
(MIN = 15.00 × B1 + 50.00)
Configuration data to RSTCONF rising
edge setup time
(MIN = 0.00 × B1 + 350.00)
Configuration data hold time after
RSTCONF negation
(MIN = 0.00 × B1 + 0.00)
Configuration data hold time after
HRESET negation
(MIN = 0.00 × B1 + 0.00)
HRESET and RSTCONF asserted to
data out drive
(MAX = 0.00 × B1 + 25.00)
RSTCONF negated to data out high
impedance (MAX = 0.00 × B1 + 25.00)
CLKOUT of last rising edge before chip
three-states HRESET to data out high
impedance (MAX = 0.00 × B1 + 25.00)
DSDI, DSCK setup (MIN = 3.00 × B1)
DSDI, DSCK hold time
(MIN = 0.00 × B1 + 0.00)
SRESET negated to CLKOUT rising
edge for DSDI and DSCK sample
(MIN = 8.00 × B1)
shows the reset timing for the MPC875/MPC870.
Characteristic
MPC875/MPC870 PowerQUICC™ Hardware Specifications, Rev. 4
—
Table 15. Reset Timing
515.20
504.50
350.00
242.40
90.90
0.00
0.00
0.00
Min
—
—
—
—
—
—
33 MHz
20.00
20.00
25.00
25.00
25.00
Max
—
—
—
—
—
—
—
—
—
425.00
425.00
350.00
200.00
75.00
0.00
0.00
0.00
Min
—
—
—
—
—
—
40 MHz
20.00
20.00
25.00
25.00
25.00
Max
—
—
—
—
—
—
—
—
—
257.60
277.30
350.00
121.20
45.50
0.00
0.00
0.00
Min
—
—
—
—
—
—
66 MHz
20.00
20.00
25.00
25.00
25.00
Max
—
—
—
—
—
—
—
—
—
212.50
237.50
350.00
100.00
37.50
0.00
0.00
0.00
Min
—
—
—
—
—
—
80 MHz
Bus Signal Timing
20.00
20.00
25.00
25.00
25.00
Max
—
—
—
—
—
—
—
—
—
Unit
ns
ns
ns
—
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
43