ADC12034 National Semiconductor Corporation, ADC12034 Datasheet - Page 10

no-image

ADC12034

Manufacturer Part Number
ADC12034
Description
Self-calibrating 12-bit Plus Sign Serial I/o A/d Converters With Mux And Sample/hold
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADC12034CI
Manufacturer:
NS
Quantity:
1
Part Number:
ADC12034CIMSA
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
ADC12034CIWM
Manufacturer:
NS/国半
Quantity:
20 000
www.national.com
t
t
t
t
t
t
t
t
t
t
C
C
Symbol
DELAY
1H
HDI
SDI
HDO
DDO
RDO
FDO
CD
SD
IN
OUT
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed
specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test
conditions.
Note 2: All voltages are measured with respect to GND, unless otherwise specified.
Note 3: When the input voltage (V
The 120 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 30 mA to four.
Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T
allowable power dissipation at any temperature is P
Note 5: The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin.
Note 6: See AN450 “Surface Mounting Methods and Their Effect on Product Reliability” or the section titled “Surface Mount” found in any post 1986 National
Semiconductor Linear Data Book for other methods of soldering surface mount devices.
Note 7: Two on-chip diodes are tied to each analog input through a series resistor as shown below. Input voltage magnitude up to 5V above V
GND will not damage this device. However, errors in the A/D conversion can occur (if these diodes are forward biased by more than 50 mV) if the input voltage
magnitude of selected or unselected analog input go above V
must be
Note 8: To guarantee accuracy, it is required that the V
+
Note 9: With the test condition for V
Note 10: Typical figures are at T
Note 11: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
Note 12: Positive integral linearity error is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive full-
scale and zero. For negative integral linearity error, the straight line passes through negative full-scale and zero (see Figures 2, 3).
Note 13: Zero error is a measure of the deviation from the mid-scale voltage (a code of zero), expressed in LSB. It is the worst-case value of the code transitions
between 1 to 0 and 0 to +1 (see Figure 4).
Note 14: Total unadjusted error includes offset, full-scale, linearity and multiplexer errors.
Note 15: The DC common-mode error is measured in the differential multiplexer mode with the assigned positive and negative input channels shorted together.
Note 16: Channel leakage current is measured after the channel selection.
, t
pin.
0H
Delay from SCLK Falling Edge to CS Falling Edge
Delay from CS Rising Edge to DO TRI-STATE
DI Hold Time from Serial Data Clock Rising Edge
DI Set-Up Time from Serial Data Clock Rising Edge
DO Hold Time from Serial Data Clock Falling Edge
Delay from Serial Data Clock Falling Edge to DO Data Valid
DO Rise Time, TRI-STATE to High
DO Rise Time, Low to High
DO Fall Time, TRI-STATE to Low
DO Fall Time, High to Low
Delay from CS Falling Edge to DOR Falling Edge
Delay from Serial Data Clock Falling Edge to DOR Rising
Edge
Capacitance of Logic Inputs
Capacitance of Logic Outputs
4.55 V
DC
to ensure accurate conversions.
J
= T
IN
) at any pin exceeds the power supplies (V
REF
A
Parameter
= 25°C and represent most likely parametric norm.
(V
REF
+ − V
REF
D
= (T
−) given as +4.096V, the 12-bit LSB is 1.0 mV and the 8-bit LSB is 16.0 mV.
A
+ and V
J
max − T
A
+ or below GND by more than 50 mV. As an example, if V
D
+ be connected together to the same power supply with separate bypass capacitors at each V
A
)/θ
JA
or the number given in the Absolute Maximum Ratings, whichever is lower.
10
IN
< GND or V
R
R
R
R
R
R
L
L
L
L
L
L
= 3k, C
= 3k, C
= 3k, C
= 3k, C
= 3k, C
= 3k, C
Conditions
IN
> V
L
L
L
L
L
L
= 100 pF
= 100 pF
= 100 pF
= 100 pF
= 100 pF
= 100 pF
A
+ or V
1135402
J
max, θ
D
+), the current at that pin should be limited to 30 mA.
JA
and the ambient temperature, T
(Note 10)
Typical
A
40
25
35
10
10
12
12
25
25
10
20
0
5
5
+ is 4.5 V
DC
(Note 11)
Limits
, full-scale input voltage
100
15
10
50
50
30
30
30
30
45
45
5
5
A
A
+ or 5V below
. The maximum
ns (max)
ns (max)
ns (max)
ns (max)
ns (max)
ns (max)
ns (max)
ns (max)
ns (max)
(Limits)
ns (min)
ns (min)
ns (min)
ns (min)
Units
pF
pF

Related parts for ADC12034