PIC16F819 Microchip Technology Inc., PIC16F819 Datasheet - Page 75
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16F819
Manufacturer Part Number
PIC16F819
Description
18/20-pin Enhanced Flash Microcontrollers With Nanowatt Technology
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16F819.pdf
(176 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F819
Manufacturer:
MIC
Quantity:
699
Part Number:
PIC16F819-1/P
Manufacturer:
MIC
Quantity:
20 000
Company:
Part Number:
PIC16F819-E/SO
Manufacturer:
ZETTLER
Quantity:
201
Company:
Part Number:
PIC16F819-E/SS
Manufacturer:
MICROCHIP
Quantity:
12 000
Company:
Part Number:
PIC16F819-E/SS
Manufacturer:
Microchip Technology
Quantity:
135
Company:
Part Number:
PIC16F819-I/P
Manufacturer:
MICROCHIP
Quantity:
1 000
Part Number:
PIC16F819-I/SS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
REGISTER 10-2:
2004 Microchip Technology Inc.
bit 7
bit 6
bit 5
bit 4
bit 3-0
SSPCON: SYNCHRONOUS SERIAL PORT CONTROL REGISTER 1 (ADDRESS 14h)
Legend:
R = Readable bit
-n = Value at POR
WCOL: Write Collision Detect bit
1 = An attempt to write the SSPBUF register failed because the SSP module is busy
0 = No collision
SSPOV: Receive Overflow Indicator bit
In SPI mode:
1 = A new byte is received while the SSPBUF register is still holding the previous data. In case
0 = No overflow
In I
1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a
0 = No overflow
SSPEN: Synchronous Serial Port Enable bit
In SPI mode:
1 = Enables serial port and configures SCK, SDO and SDI as serial port pins
0 = Disables serial port and configures these pins as I/O port pins
In I
1 = Enables the serial port and configures the SDA and SCL pins as serial port pins
0 = Disables serial port and configures these pins as I/O port pins
CKP: Clock Polarity Select bit
In SPI mode:
1 = Transmit happens on falling edge, receive on rising edge. Idle state for clock is a high level.
0 = Transmit happens on rising edge, receive on falling edge. Idle state for clock is a low level.
In I
SCK release control.
1 = Enable clock
0 = Holds clock low (clock stretch). (Used to ensure data setup time.)
SSPM<3:0>: Synchronous Serial Port Mode Select bits
0000 = SPI Master mode, clock = OSC/4
0001 = SPI Master mode, clock = OSC/16
0010 = SPI Master mode, clock = OSC/64
0011 = SPI Master mode, clock = TMR2 output/2
0100 = SPI Slave mode, clock = SCK pin. SS pin control enabled.
0101 = SPI Slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin.
0110 = I
0111 = I
1011 = I
1110 = I
1111 = I
1000, 1001, 1010, 1100, 1101 = Reserved
bit 7
WCOL
R/W-0
Note 1: In both modes, when enabled, these pins must be properly configured as input or
2
2
2
C mode:
C mode:
C Slave mode:
(must be cleared in software)
of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user
must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In Master
mode, the overflow bit is not set since each new reception (and transmission) is initiated by
writing to the SSPBUF register.
“don’t care” in Transmit mode. SSPOV must be cleared in software in either mode.
2
2
2
2
2
C Slave mode, 7-bit address
C Slave mode, 10-bit address
C Firmware Controlled Master mode (Slave Idle)
C Slave mode, 7-bit address with Start and Stop bit interrupts enabled
C Slave mode, 10-bit address with Start and Stop bit interrupts enabled
output.
SSPOV
R/W-0
SSPEN
R/W-0
W = Writable bit
‘1’ = Bit is set
R/W-0
CKP
(1)
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
SSPM3
R/W-0
PIC16F818/819
SSPM2
R/W-0
x = Bit is unknown
SSPM1
R/W-0
DS39598E-page 73
SSPM0
R/W-0
bit 0