HD49334AHNP Renesas Electronics Corporation., HD49334AHNP Datasheet
HD49334AHNP
Available stocks
Related parts for HD49334AHNP
HD49334AHNP Summary of contents
Page 1
To our customers, Old Company Name in Catalogs and Other Documents st On April 1 , 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the ...
Page 2
All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm ...
Page 3
... ADC • Operates using only the 3 V voltage • Corresponds to switching mode of power dissipation and operating frequency Power dissipation: 120 mW (Typ), maximum frequency: 36 MHz (HD49334AHNP) Power dissipation (Typ), maximum frequency: 25 MHz (HD49334ANP) • ADC direct input mode • QFN 36-pin package Features • ...
Page 4
HD49334ANP/AHNP Pin Arrangement VRM DV DV SDATA Pin Description Pin No. Symbol Description Digital output 10 DRDV Output buffer power supply ( Digital ground ( ADCLK ADC ...
Page 5
HD49334ANP/AHNP Pin Description (cont.) Pin No. Symbol Description 31 DV Digital power supply ( Digital ground ( Serial interface control input pin 34 SDATA Serial data input pin 35 SCK Serial clock ...
Page 6
HD49334ANP/AHNP Block Diagram ADCIN 27 PBLK 26 CDSIN 26 CDS BLKSH 28 BLKC 28 DC offset BLKFB 29 compensation circuit 17 Rev.2.00 May 20, 2005 page Timing generator 10bit ...
Page 7
HD49334ANP/AHNP Internal Functions Functional Description • CDS input CCD low-frequency noise is suppressed by CDS (correlated double sampling). The signal level is clamped at 14 LSB to 76 LSB by resister during the OB period. * Gain ...
Page 8
HD49334ANP/AHNP 2. PGA Circuit The PGAMP is the programmable gain amplifier for the latter stage. The PGAMP and the CDSAMP set the gain using 8 bits of register. The equation below shows how the gain changes when register value N ...
Page 9
HD49334ANP/AHNP 6. ADC Digital Output Control Function The ADC digital output includes the functions output enable, code conversion, and test mode. Tables 3, 4 and 5 show the output functions and the codes. Table 3 ADC Digital Output Functions H ...
Page 10
HD49334ANP/AHNP 7. Adjustment of Black-Level S/H Response Frequency Characteristics The CR time constant that is used for sampling/hold (S/H) at the black level can be adjusted by changing the register settings, as shown in table 6. Table 6 SHSW CR ...
Page 11
HD49334ANP/AHNP Timing Chart Figure 2 shows the timing chart when CDSIN and ADCIN input modes are used When CDSIN input mode is used N CDSIN SPBLK SPSIG ADCLK When ADCIN input mode is ...
Page 12
HD49334ANP/AHNP Detailed Timing Specifications Detailed Timing Specifications when CDSIN Input Mode is Used Figure 3 shows the detailed timing specifications when the CDSIN input mode is used, and table 8 shows each timing specification. CDSIN SPBLK SPSIG ADCLK D0 to ...
Page 13
HD49334ANP/AHNP Detailed Timing Specifications at Pre-Blanking Figure 5 shows the pre-blanking detailed timing specifications. PBLK Digital output (D0 to D9) When serial data SPinv bit is set to low (When the SPinv is set to high, the PBLK polarity is ...
Page 14
HD49334ANP/AHNP Serial Interface Specifications Table 10 Serial Data Function List Resister (LSB) Low DI 01 Low DI 02 Low DI 03 SLP Cannot be used. All low DI 04 STBY DI 05 PGA gain setting (LSB) Output ...
Page 15
HD49334ANP/AHNP Explanation of Serial Data of CDS Part Serial data of CDS part has the following functions. • PGA gain (D5 to D12 of register 0) Details are referred to page 5 block diagram. At CDS_in mode: –2. ...
Page 16
HD49334ANP/AHNP • Clamp ( register 2) Determine the OB part level with digital code of ADC output. Clamp level = setting data × Default data LSB. • HGstop-Hsel, HGain-Nsel (D8 ...
Page 17
HD49334ANP/AHNP Ripple (pseudo outline made by quantized error) occurres on the point which swithing the ADC output multiple bit in parallel. When switching the several of ADC output at the same time, ripple (pseudo outline caused by miss quantization) occurs ...
Page 18
... Unit °C mW ° 3 3.0 V, and Unit Test Conditions Remarks V MHz LoPwr = low HD49334AHNP MHz LoPwr = high HD49334ANP V Digital input pins other than CS, SCK and SDATA V V CS, SCK, SDATA – µ 3 µ ...
Page 19
HD49334ANP/AHNP Electrical Characteristics (cont.) • Items for CDSIN Input Mode Item Symbol Consumption current (1) I DD1 Consumption current (2) I DD2 CCD offset tolerance range V CCD Timing specifications (1) t CDS1 Timing specifications (2) t CDS2 Timing specifications ...
Page 20
HD49334ANP/AHNP Operation Sequence at Power SPBLK Start control SPSIG of TG and ADCLK camera DSP OBP etc. HD49334ANP/AHNP serial data transfer RESET bit Automatic offset calibration The following describes the above serial data transfer. For details on ...
Page 21
HD49334ANP/AHNP Notice for Use 1. Careful handling is necessary to prevent damage due to static electricity. 2. This product has been developed for consumer applications, and should not be used in non-consumer applications this IC is sensitive to ...
Page 22
HD49334ANP/AHNP Example of Recommended External Circuit At CDS Input from CCD out C14 0 C3 R15 33 k C15 0 3.0 V Notes: 1. For C4, see table 5. 2. For C3, see page ...
Page 23
HD49334ANP/AHNP Package Dimensions JEITA Package Code RENESAS Code P-VQFN36-6x6-0.50 PVQN0036KA Rev.2.00 May 20, 2005 page Previous Code MASS[Typ.] TNP-36/TNP-36V 0.07g ...
Page 24
Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead ...