ST16C654D Exar Corporation, ST16C654D Datasheet - Page 4

no-image

ST16C654D

Manufacturer Part Number
ST16C654D
Description
St16c654d -quad Uart With 64-byte Fifo And Infrared Irda Encoder/decoder
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST16C654DCQ
Manufacturer:
ST
Quantity:
1 831
Part Number:
ST16C654DCQ
Manufacturer:
ST
0
Part Number:
ST16C654DCQ-F
Manufacturer:
ST
0
Part Number:
ST16C654DCQ64-F
Manufacturer:
Exar
Quantity:
129
Part Number:
ST16C654DCQ64-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
ST16C654DCQ64-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
ST16C654DIQ
Manufacturer:
XR
Quantity:
20 000
Part Number:
ST16C654DIQ-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
ST16C654DIQ64
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
ST16C654DIQ64-F
Manufacturer:
Exar
Quantity:
54
Part Number:
ST16C654DIQ64-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
ST16C654DIQ64-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
ST16C654DIQ64-F
Quantity:
2 070
Company:
Part Number:
ST16C654DIQ64-F
Quantity:
2 070
ST16C654/654D
2.97V TO 5.5V QUAD UART WITH 64-BYTE FIFO
PIN DESCRIPTIONS
Pin Description
DATA BUS INTERFACE
(R/W#)
(VCC)
CSC#
CSD#
(VCC)
IOW#
CSA#
(CS#)
CSB#
N
IOR#
(A3)
(A4)
A2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
AME
64-LQFP
P
22
23
24
60
59
58
57
56
55
54
53
40
38
42
11
IN
9
7
#
68-PLCC
P
32
33
34
68
67
66
52
18
16
20
50
54
IN
5
4
3
2
1
#
100-QFP
P
37
38
39
95
94
93
92
91
90
89
88
66
15
13
17
64
68
IN
#
T
I/O
YPE
I
I
I
I
I
I
I
Address data lines [2:0]. These 3 address lines select one of the
internal registers in UART channel A-D during a data bus transac-
tion.
Data bus lines [7:0] (bidirectional).
When 16/68# pin is at logic 1, the Intel bus interface is selected and
this input becomes read strobe (active low). The falling edge insti-
gates an internal read cycle and retrieves the data byte from an
internal register pointed by the address lines [A2:A0], puts the data
byte on the data bus to allow the host processor to read it on the ris-
ing edge.
When 16/68# pin is at logic 0, the Motorola bus interface is selected
and this input is not used and should be connected to VCC.
When 16/68# pin is at logic 1, it selects Intel bus interface and this
input becomes write strobe (active low). The falling edge instigates
the internal write cycle and the rising edge transfers the data byte on
the data bus to an internal register pointed by the address lines.
When 16/68# pin is at logic 0, the Motorola bus interface is selected
and this input becomes read (logic 1) and write (logic 0) signal.
When 16/68# pin is at logic 1, this input is chip select A (active low)
to enable channel A in the device.
When 16/68# pin is at logic 0, this input becomes the chip select
(active low) for the Motorola bus interface.
When 16/68# pin is at logic 1, this input is chip select B (active low)
to enable channel B in the device.
When 16/68# pin is at logic 0, this input becomes address line A3
which is used for channel selection in the Motorola bus interface.
When 16/68# pin is at logic 1, this input is chip select C (active low)
to enable channel C in the device.
When 16/68# pin is at logic 0, this input becomes address line A4
which is used for channel selection in the Motorola bus interface.
When 16/68# pin is at logic 1, this input is chip select D (active low)
to enable channel D in the device.
When 16/68# pin is at logic 0, this input is not used and should be
connected VCC.
4
D
ESCRIPTION
xr
REV. 5.0.2

Related parts for ST16C654D