MP7612 Exar Corporation, MP7612 Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
MP7612
Manufacturer Part Number
MP7612
Description
Octal 12-bit Dac Array D/a Converter With Output Amplifier And Serial Data/address Up Control Logic
Manufacturer
Exar Corporation
Datasheet
1.MP7612.pdf
(20 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MP7612AS
Manufacturer:
INFINEON
Quantity:
2 100
Part Number:
MP7612AS
Manufacturer:
MPS
Quantity:
20 000
ELECTRICAL CHARACTERISTICS (CONT’D)
Parameter
DIGITAL INPUTS
Logic High
Logic Low
Input Current
Input Capacitance
ANALOG OUTPUTS
Output Swing
Output Drive Current
Output Impedance
Output Short Circuit Current
DIGITAL OUTPUTS
Output High Voltage
Output Low Voltage
POWER SUPPLIES
V
V
DV
Positive Supply Current
Negative Supply Current
Digital Supply Current
Power Dissipation
ANALOG GROUND CURRENT
Per Channel
DIGITAL TIMING
SPECIFICATIONS
Input Clock Pulse Width
Data Setup Time
Data Hold Time
CLK to SDO Propagation Delay
DAC Register Load Pulse Width
Preset Pulse Width
Clock Edge to Load Time
LD Falling Edge to SDO
LD Rising Edge to SDO
LD Rising Edge to CLK Enable
LD Set-up Time with Respect
CC
EE
Tri-state Enable
Tri-state Disable
to CLK
DD
Rev. 3.00
Voltage
Voltage
Voltage
5
5
1
3
1
1,4
Symbol
t
CH
t
t
PD
DV
I
CKLD1
CKLD2
t
t
AGND
LDCK
LDSU
V
V
, t
V
t
t
V
HZ1
HZ2
V
I
I
t
I
I
t
t
t
V
R
ISS
t
OH
C
SC
CC
DD
CC
DD
DS
DH
PD
PR
OL
EE
EE
CL
LD
IH
I
IL
O
L
L
–12.75
–V
V
REF
Min
EE
140
2.4
4.5
–5
35
15
15
35
50
50
50
50
30
0
+1.4
+1.5
25 C
–12
320
Typ
4.5
0.5
V
25
30
40
55
12
15
60
1
5
8
CC
–1.4
12.75
Max
+10
420
0.8
5.5
–5
10
20
40
5
8
5
2
V
–12.75
REF
Tmin to Tmax
Min
4.5
+1.5 12.75
Max
450
5.5
–5
10
20
2
Units
V
V
pF
V
mA
mA
mA
mA
mA
V
V
V
V
V
mA
mA
mA
mW
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
A
A
+FS to AGND
+FS to V
–FS to AGND
–FS to V
Bipolar zero
Bipolar zero
Bipolar zero
Bipolar zero
See Application Notes
Note: t
be min. since t
V
Test Conditions/Comments
IL
= 0, V
LD
EE
CC
and t
MP7612
IH
= 5.0, C
CKLD1
CKLD2
=t
L
cannot both
CKLD2
= 20 pF
+t
LD