MSC7116_08 Motorola Semiconductor Products, MSC7116_08 Datasheet - Page 21

no-image

MSC7116_08

Manufacturer Part Number
MSC7116_08
Description
Low-cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
Manufacturer
Motorola Semiconductor Products
Datasheet
2.5
This section presents timing diagrams and specifications for individual signals and parallel I/O outputs and inputs. All AC
timings are based on a 30 pF load, except where noted otherwise, and a 50 Ω transmission line. For any additional pF, use the
following equations to compute the delay:
2.5.1
The following tables describe clock signal characteristics. Table 6 shows the maximum frequency values for internal (core,
reference, and peripherals) and external (
Section 2.5.2 for the allowable ranges when using the PLL).
Freescale Semiconductor
Core clock frequency (CLOCK)
External output clock frequency (CLKO)
Memory clock frequency (CK, CK)
TDM clock frequency (TxRCK, TxTCK)
CLKIN frequency
CLOCK frequency
CK, CK frequency
TDMxRCK, TDMxTCK frequency
CLKO frequency
AHB/IPBus/APB clock frequency
Note:
CLKIN frequency
CLKIN slope
CLKIN frequency jitter (peak-to-peak)
CLKO frequency jitter (peak-to-peak)
— Standard interface: 2.45 + (0.054 × C
— DDR interface: 1.6 + (0.002 × C
The rise and fall time of external clocks should be 5 ns maximum
AC Timings
Clock and Timing Signals
Characteristic
Characteristic
Characteristic
CLKO
Table 7. Clock Frequencies in MHz
Table 8. System Clock Parameters
Table 6. Maximum Frequencies
load
) clocks. You must ensure that maximum frequency values are not exceeded (see
MSC7116 Data Sheet, Rev. 13
) ns
load
) ns
Symbol
F
F
F
F
TDMCK
F
Min
CLKIN
CORE
F
CKO
BCK
10
CK
Maximum in MHz
266
133
67
50
Max
1000
Min
100
133
10
5
Electrical Characteristics
Max
Unit
MHz
100
266
133
133
50
67
ns
ps
ps
21

Related parts for MSC7116_08