MAX1359B Maxim Integrated Products, MAX1359B Datasheet - Page 49

• Manufacturer Part Number: MAX1359B
• Description: Data-Acquisition System
• Manufacturer: Maxim Integrated Products

DataSheet.in
UPIO2_CTRL Register (Power-On State: 0000 1000)
UPIO2_CTRL register. This register configures the
UPIO2 pin functionality.
UP2MD<3:0>: UPIO2-mode selection bits. These bits
configure the mode for the UPIO2 pin. See Table 16 for
a detailed description. The power-on default is 0 hex.
PUP2: Pullup UPIO2 control bit. Set PUP2 = 1 to
enable a weak pullup resistor on the UPIO2 pin and set
PUP2 = 0 to disable it. The pullup resistor is connected
to either DV
bit. The pullup is enabled only when UPIO2 is config-
ured as an input. Open-drain behavior can be simulated
at UPIO2 by setting the mode to GPO with LL2 = 0 and
by changing the mode to GPI with PUP2 = 0, allowing
external high pullup. The power-on default is 1.
SV2: Supply-voltage UPIO2 selection bit. Set SV2 = 0
to select DV
and set SV2 = 1 to select CPOUT as the supply volt-
age. The selected supply voltage applies to all modes
for the UPIO2 pin. The power-on default is 0.
UPIO1_CTRL Register (Power-On State: 0000 1000)
UPIO1_CTRL register. This register configures the
UPIO1 pin functionality.
UP1MD<3:0>: UPIO1-mode selection bits. These bits
configure the mode for the UPIO1 pin. See Table 16 for
a detailed description. The power-on default is 0 hex.
PUP1: Pullup UPIO1 control bit. Set PUP1 = 1 to
enable a weak pullup resistor on the UPIO1 pin and set
PUP1 = 0 to disable it. The pullup resistor is connected
to either DV
bit. The pullup is enabled only when UPIO1 is config-
ured as an input. Open-drain behavior can be simulated
at UPIO1 by setting the mode to GPO with LL1 = 0 and
by changing the mode to GPI with PUP1 = 0, allowing
external high pullup. The power-on default is 1.
SV1: Supply-voltage UPIO1 selection bit. Set SV1 = 0
to select DV
and set SV1 = 1 to select CPOUT as the supply volt-
age. The selected supply voltage applies to all modes
for the UPIO1 pin. The power-on default is 0.
UPIOs, RTC, Voltage Monitors, and Temp Sensor
16-Bit, Data-Acquisition System with ADC, DAC,
UP2MD3
UP1MD3
MSB
MSB
DD
DD
DD
DD
as the supply voltage for the UPIO2 pin
as the supply voltage for the UPIO1 pin
or CPOUT as programmed by the SV2
or CPOUT as programmed by the SV1
UP2MD2
UP1MD2
______________________________________________________________________________________
UP2MD1
UP1MD1
UP2MD0
UP1MD0
ALH2: Active logic-level assertion high UPIO2 bit. Set
ALH2 = 0 to define the input or output assertion level
for UPIO2 as low except when in GPI and GPO modes
and set ALH2 = 1 to define the input or output assertion
level as high. For example, asserting ALH2 defines the
UPIO2 output signal as ALARM, while deasserting
ALH2 defines it as ALARM. Similarly, asserting ALH2
defines the UPIO2 input signal as WU, while deassert-
ing ALH2 defines it as WU. The power-on default is 0.
LL2: Logic-level UPIO2 bit. When UPIO2 is configured
as GPO, LL2 = 0 sets the output to a logic-low and LL2
= 1 sets the output to a logic-high. A read of LL2
returns the voltage level at the UPIO2 pin at the time of
the read regardless of how it is programmed. The
power-on default is 0.
ALH1: Active logic-level assertion high UPIO1 bit. Set
ALH1 = 0 to define the input or output assertion level
for UPIO1 as low except when in GPI and GPO modes
and set ALH1 = 1 to define the input or output assertion
level as high. For example, asserting ALH1 defines the
UPIO1 output signal as ALARM, while deasserting
ALH1 defines it as ALARM. Similarly, asserting ALH1
defines the UPIO1 input signal as WU, while deassert-
ing ALH1 defines it as WU. The power-on default is 0.
LL1: Logic-level UPIO1 bit. When UPIO1 is configured
as GPO, LL1 = 0 sets the output to a logic-low and LL1
= 1 sets the output to a logic-high. A read of LL1
returns the voltage level at the UPIO1 pin at the time of
the read regardless of how it is programmed. The
power-on default is 0.
PUP2
PUP1
SV2
SV1
ALH2
ALH1
LSB
LSB
LL2
LL1
49