MCIMX25 Motorola Semiconductor Products, MCIMX25 Datasheet - Page 121

no-image

MCIMX25

Manufacturer Part Number
MCIMX25
Description
Manufacturer
Motorola Semiconductor Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX251AJM4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX251AJM4A
Manufacturer:
IDT
Quantity:
450
Part Number:
MCIMX251AJM4A
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MCIMX251AJM4A
Manufacturer:
FREESCALE
Quantity:
648
Part Number:
MCIMX251AJM4A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX251AJM4A
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MCIMX251AJM4A
Quantity:
74
Part Number:
MCIMX251AVM4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX253CJM4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX253CJM4
Manufacturer:
FREESCALE
Quantity:
10 000
Part Number:
MCIMX253CJM4A
Manufacturer:
JRC
Quantity:
10 000
Part Number:
MCIMX253CJM4A
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX253DJM4A
0
Part Number:
MCIMX255AJM4
Manufacturer:
Freescale Semiconductor
Quantity:
135
3.6.20.2
Table 94
Figure 97
parameters (USB15–USB17) shown in the figure.
4
4.1
Figure 98
Freescale Semiconductor
US15
US16
US17
USB_Data[7:0]
USB_Nxt
USB_Clk
USB_Stp
USB_Dir
ID
Name
Package Information and Contact Assignment
All dimensions in millimeters.
Dimensioning and tolerancing per ASME Y14.5M-1994.
defines the USB parallel interface signals.
400 MAPBGA—Case 17x17 mm, 0.8 mm Pitch
shows the USB parallel mode transmit/receive waveform.
USB_Dir/Nxt
shows the i.MX25 production package. The following notes apply to
USB_Data
USB_Stp
USB_Clk
Setup time (Dir&Nxt in, Data in)
Hold time (Dir&Nxt in, Data in)
Output delay time (Stp out, Data out
USB Parallel Interface Timing
Direction
Out
I/O
In
In
In
i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 2
Figure 97. USB Parallel Mode Transmit/Receive Waveform
Interface clock—All interface signals are synchronous to USB_Clk
Bidirectional data bus, driven low by the link during idle—Bus ownership is determined by the
direction
Direction—Control the direction of the data bus
Stop—The link asserts this signal for one clock cycle to stop the data stream currently on the bus
Next—The PHY asserts this signal to throttle the data
US15
Table 94. Signal Definitions for USB Parallel Interface
Table 95. USB Timing Specification in Parallel Mode
US15
Parameter
US16
US16
US17
Signal Description
Min.
Table 95
Max.
6.0
0.0
9.0
US17
describes the timing
Unit
ns
ns
ns
Figure
98:
Reference Signal
Conditions/
10 pF
10 pF
10 pF
121

Related parts for MCIMX25