MCIMX25 Motorola Semiconductor Products, MCIMX25 Datasheet - Page 39
![no-image](/images/no-image-200.jpg)
MCIMX25
Manufacturer Part Number
MCIMX25
Description
Manufacturer
Motorola Semiconductor Products
Datasheet
1.MCIMX25.pdf
(132 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCIMX251AJM4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCIMX251AJM4A
Manufacturer:
IDT
Quantity:
450
Company:
Part Number:
MCIMX251AJM4A
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
MCIMX251AJM4A
Manufacturer:
FREESCALE
Quantity:
648
Company:
Part Number:
MCIMX251AJM4A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX251AJM4A
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MCIMX251AVM4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCIMX253CJM4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCIMX253CJM4A
Manufacturer:
JRC
Quantity:
10 000
Part Number:
MCIMX253CJM4A
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MCIMX255AJM4
Manufacturer:
Freescale Semiconductor
Quantity:
135
Table 26
Note:
1. Maximum condition for tpr, tpo, tpi, and tpv: wcs model, 1.1 V, I/O 1. V, and 105 °C. Minimum condition for tpr, tpo, and tpv:
2. Minimum condition for tps: wcs model, 1.1 V, I/O 1.7 V, and 105 °C. tps is measured between VIL to VIH for rising edge and
3. Maximum condition for tdit: bcs model, 1.3 V, I/O 1.9 V, and –40 °C.
4. Maximum condition for tpi and trfi: wcs model, 1.1 V, I/O 1.7 V and 105 °C. Minimum condition for tpi and trfi: bcs model, 1.3 V,
Table 27
1
Freescale Semiconductor
Duty cycle
Clock frequency
Output pad transition times
Output pad propagation delay, 50%–50%
input signals and crossing of output signals
Output pad propagation delay, 40%–60%
input signals and crossing of output signals
Output enable to output valid delay,
50%–50%
Output enable to output valid delay,
40%–60%
Output pad slew rate
Output pad dI/dt
Input pad transition times
Input pad propagation delay, 50%–50%
Input pad propagation delay, 40%–60%
AC input logic high
AC input logic low
AC differential input voltage
AC differential cross point voltage for input
AC differential cross point voltage for output
bcs model, 1.3 V, I/O 1.9 V and –40 °C. Input transition time from core is 1 ns (20%–80%).
between VIH to VIL for falling edge.
I/O 1.9 V and –40 °C. Input transition time from pad is 5 ns (20%–80%).
Note that the Jedec SSTL_18 specification (JESD8-15a) for an SSTL interface for class II operation supersedes any
specification in this document.
shows AC parameters for DDR2 pbijtov18_33_ddr_clk I/O.
shows the AC requirements for DDR2 I/O.
Parameter
Parameter
i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 2
Table 26. AC Parameters for DDR2 pbijtov18_33_ddr_clk I/O
2
1
Table 27. AC Requirements for DDR2 I/O
3
4
Symbol
Fduty
tpo
tpo
tpv
tpv
tps
tdit
tpr
trfi
tpi
tpi
f
Symbol
VIH(ac)
Vox(ac)
VIL(ac)
Vid(ac)
Vix(ac)
Condition
1.0 pF
1.0 pF
1.0 pF
25 pF
50 pF
25 pF
50 pF
25 pF
50 pF
25 pF
50 pF
25 pF
50 pF
25 pF
50 pF
25 pF
50 pF
Load
—
—
OVDD/2 + 0.25
OVDD/2–0.175
OVDD/2–0.125
Rise/Fall
0.53/0.52
1.01/0.98
1.47/1.38
1.75/1.67
1.32/1.28
1.66/1.65
1.40/1.37
1.67/1.66
0.86/0.98
0.07/0.08
0.89/0.87
1.71/1.69
0.46/054
1.3/1.21
1.59/1.5
Min.
Min.
–0.3
40
72
77
—
0.5
0.80/0.72
1.49/1.34
1.97/1.84
2.37/2.24
2.13/2.00
2.54/2.40
2.11/2.00
2.61/2.50
2.16/2.06
2.56/2.45
0.72/0.81
0.10/0.12
1.41/1.37
2.22/2.18
1.35/1.5
Typ.
172
183
50
—
OVDD/2 + 0.175
OVDD/2 + 0.125
OVDD/2 – 0.25
OVDD + 0.3
OVDD + 0.6
3.072/2.87
Rise/Fall
1.19/1.04
2.21/1.90
2.91/2.71
3.48/3.28
3.65/3.45
3.31/3.12
4.06/3.81
3.30/3.13
3.89/3.67
2.15/2.19
1.12/1.16
0.17/0.20
2.16/2.07
2.98/2.88
Max.
Max.
133
400
422
60
mA/ns
Units
MHz
V/ns
ns
ns
ns
ns
ns
ns
ns
ns
%
Units
Notes
V
V
V
V
V
—
—
1
1
1
1
1
2
3
4
39