MPC93R52 Motorola, MPC93R52 Datasheet - Page 5

no-image

MPC93R52

Manufacturer Part Number
MPC93R52
Description
LOW VOLTAGE 3.3V LVCMOS 1:11 CLOCK GENERATOR
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC93R52AC
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
MPC93R52ACR2
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
MPC93R52FA
Manufacturer:
MOT
Quantity:
244
Part Number:
MPC93R52FA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
a
b
c
d
e
f
g
h
i
j
TIMING SOLUTIONS
Table 6: AC CHARACTERISTICS (V CC = 3.3V
t JIT(PER)
t PLZ, HZ
t PZL, LZ
t JIT(CC)
Symbol
t PWMIN
t JIT( )
t LOCK
t sk(O)
f VCO
f MAX
tr, tf
t ( )
t r , t f
BW
f ref
DC
AC characteristics apply for parallel output termination of 50 to V TT .
PLL mode requires PLL_EN=0 to enable the PLL and zero-delay operation.
The PLL may be unstable with a divide by 2 feedback ratio.
In PLL bypass mode, the MPC93R52 divides the input reference clock.
The input frequency f ref on CCLK must match the VCO frequency range divided by the feedback divider ratio FB: f ref = f VCO
See Table 9 and Table 10 for output divider configurations.
The MPC93R52 will operate with input rise and fall times up to 3.0 ns, but the AC characteristics, specifically t ( ) , can only be guaranteed if
tr/tf are within the specified range.
See application section for part-to-part skew calculation.
See application section for a jitter calculation for other confidence factors than 1 s .
-3 dB point of PLL transfer characteristics.
Input reference frequency in PLL mode bc
Input reference frequency in PLL bypass mode d
VCO lock frequency range e
Output Frequency
Minimum Reference Input Pulse Width
CCLK Input Rise/Fall Time g
Propagation Delay CCLK to FB_IN
(static phase offset)
Output-to-output Skew h
Output duty cycle
Output Rise/Fall Time
Output Disable Time
Output Enable Time
Cycle-to-cycle jitter
Period Jitter
I/O Phase Jitter i
PLL closed loop bandwidth j
Maximum PLL Lock Time
Characteristics
12 feedback divider RMS (1 )
4 feedback divider RMS (1 )
6 feedback divider RMS (1 )
8 feedback divider RMS (1 )
all outputs same frequency
all outputs same frequency
all outputs, any frequency
output frequencies mixed
output frequencies mixed
within QC output bank
within QA output bank
within QB output bank
(f ref = 50MHz)
5%, T A = 0 to 70 C) a
12 feedback
12 feedback
4 feedback
6 feedback
8 feedback
4 feedback
6 feedback
8 feedback
12 output
2 output f
4 output
6 output
8 output
5
16.67
16.67
50.0
33.3
25.0
50.0
33.3
-100
Min
200
100
2.0
0.1
50
25
47
2.0–8.0
1.0–4.0
0.8–2.5
0.6–1.5
Typ
50
40
50
60
80
120.0
250.0
+200
Max
80.0
60.0
40.0
480
240
120
150
100
100
450
100
450
100
1.0
1.0
80
60
40
50
53
10
10
8
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
Unit
ms
ns
ns
ps
ps
ps
ps
ps
ps
ns
ns
ns
ps
ps
ps
ps
ps
ps
ps
ps
%
MPC93R52
0.8 to 2.0V
PLL locked
0.55 to 2.4V
Condition
MOTOROLA
FB.

Related parts for MPC93R52