SST55LD019A Silicon Storage Technology, Inc., SST55LD019A Datasheet - Page 11
![no-image](/images/no-image-200.jpg)
SST55LD019A
Manufacturer Part Number
SST55LD019A
Description
Ata Flash Disk Controllersst's Ata Flash Disk Controller is The Heart of a High Performance, Flash Media-based Data Storage System. The Ata Flash Disk Controller Recognizes The Control, Address, And Data Signals on The Ata/ide Bus And Translates Them
Manufacturer
Silicon Storage Technology, Inc.
Datasheet
1.SST55LD019A.pdf
(76 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SST55LD019A
Manufacturer:
SST
Quantity:
5 510
Company:
Part Number:
SST55LD019A
Manufacturer:
NS
Quantity:
5 510
Company:
Part Number:
SST55LD019A-45-C-BWE
Manufacturer:
SST
Quantity:
2 294
Part Number:
SST55LD019A-45-C-T
Manufacturer:
SST
Quantity:
20 000
Company:
Part Number:
SST55LD019A-45-C-TQWE
Manufacturer:
INFINEON
Quantity:
4 300
Company:
Part Number:
SST55LD019A-45-I-BWE
Manufacturer:
ST
Quantity:
212
ATA Flash Disk Controller
SST55LD019A / SST55LD019B / SST55LD019C
TABLE
©2004 Silicon Storage Technology, Inc.
Symbol
SCICLK
External Clock Option
FCE7#/
INTCLKEN
EXTCLK
EXTCLK
Miscellaneous
V
V
V
V
V
POR#
T
DNU
IE
SS
SS
DD
DD
DDQ
1. Please refer to Section 12.1 for details.
2. Analog input for supply voltage detection
3. All DNU pins should not be connected.
_DN
(IO)
(Core)
(IO)
(Core)
3
(IO)
OUT
IN
3-1: P
100-TQFP
100
77
26
99
12
27
36
64
74
90
98
25
51
38
87
76
69
50
13
15
16
17
18
37
47
48
49
58
59
60
61
63
81
83
85
IN
2
7
A
SSIGNMENTS
Pin No.
64-TQFP 84-BGA
52
19
62
10
24
39
49
58
64
17
32
25
57
51
44
30
5
D7, G4 PWR
(C
G10
F10
H10
G7
G8
G9
C9
B3
A3
K4
B9
B1
H7
D1
E1
E2
F2
F3
J1
ONTINUED
PWR
PWR
PWR
PWR
Type
Pin
I/O
O
I
I
I
) (3
I3D/O4
Analog
Type
Input
OF
I3U
I4Z
I/O
O4
3)
1
2
11
Name and Functions
SCI interface clock
Active Low Flash Media Chip Enable pin
This pin is sensed during the Power-on Reset (POR) to select
an Internal Clock mode. If this pin is pulled up during the
Power-on Reset then the Internal Clock is selected.
External Clock source input pin
External Clock source output pin
Ground for I/O
Ground for Core
V
V
V
Power-on Reset (POR). Active Low
Do Not Use, must be left unconnected.
Pins need to be connected to V
DD
DD
DDQ
(3.3V)
(3.3V)
(5V/3.3V) for Host interface
SS.
Advance Information
S71241-02-000
T3-1.3 1241
4/04