MC-4516CD641PS-A10 NEC, MC-4516CD641PS-A10 Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/4/470/nec_sml.jpg)
MC-4516CD641PS-A10
Manufacturer Part Number
MC-4516CD641PS-A10
Description
16M-WORD BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULE SO DIMM
Manufacturer
NEC
Datasheet
1.MC-4516CD641PS-A10.pdf
(16 pages)
Serial PD
10
Byte No.
25-26
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
27
28
29
30
31
0
1
2
3
4
5
6
7
8
9
Defines the number of bytes written into
serial PD memory
Total number of bytes of serial PD memory
Fundamental memory type
Number of rows
Number of columns
Number of banks
Data width
Data width (continued)
Voltage interface
CL = 3 Cycle time
CL =3 Access time
DIMM configuration type
Refresh rate/type
SDRAM width
Error checking SDRAM width
Minimum clock delay
Burst length supported
Number of banks on each SDRAM
/CAS latency supported
/CS latency supported
/WE latency supported
SDRAM module attributes
SDRAM device attributes : General
CL = 2 Cycle time
CL = 2 Access time
t
t
t
t
Module bank density
RP(MIN.)
RRD(MIN.)
RCD(MIN.)
RAS(MIN.)
Function Described
-A80
-A10
-A80
-A10
-A80
-A10
-A80
-A10
-A80
-A10
-A80
-A10
-A80
-A10
-A80
-A10
Data Sheet M14014EJ5V0DS00
0CH
D0H
80H
08H
04H
09H
02H
40H
00H
01H
80H
A0H
60H
60H
00H
80H
10H
00H
01H
8FH
04H
06H
01H
01H
00H
0EH
A0H
60H
70H
00H
14H
14H
10H
14H
14H
14H
30H
32H
10H
Hex
Bit 7
1
0
0
0
0
0
0
0
0
1
1
0
0
0
1
0
0
0
1
0
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
Bit 6
MC-4516CD641ES, 4516CD641PS
0
0
0
0
0
0
1
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
0
0
0
0
Bit 5
0
0
0
0
0
0
0
1
1
1
0
0
0
0
1
1
0
0
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
0
Bit 4
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
1
0
1
0
1
1
1
1
1
1
1
1
1
Bit 3
0
1
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Bit 2
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
1
0
0
0
0
0
1
1
0
1
1
1
0
0
0
Bit 1
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
1
0
Bit 0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
128 bytes
256 bytes
SDRAM
12 rows
9 columns
2 banks
64 bits
0
LVTTL
8 ns
10 ns
6 ns
6 ns
None
Normal
None
1 clock
1, 2, 4, 8, F
4 banks
2, 3
0
0
10 ns
13 ns
6 ns
7 ns
20 ns
20 ns
16 ns
20 ns
20 ns
20 ns
48 ns
50 ns
64M bytes
16
Notes
(1/2)