MT9171 Mitel Networks, MT9171 Datasheet - Page 3

no-image

MT9171

Manufacturer Part Number
MT9171
Description
ISO2-CMOS ST-BUS FAMILY Digital Subscriber Interface Circuit Digital Network Interface Circuit
Manufacturer
Mitel Networks
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT9171AE
Manufacturer:
MITEL
Quantity:
5 510
Part Number:
MT9171AE
Manufacturer:
SEC
Quantity:
5 510
Part Number:
MT9171AN
Manufacturer:
MITEL
Quantity:
27
Part Number:
MT9171AN
Manufacturer:
ZARLINK
Quantity:
6 000
Part Number:
MT9171AN
Manufacturer:
ZARLINK
Quantity:
20 000
Part Number:
MT9171AN1
Manufacturer:
ZARLINK
Quantity:
230
Part Number:
MT9171ANR1
Manufacturer:
ZARLINK
Quantity:
230
Part Number:
MT9171ANR1
0
Part Number:
MT9171AP
Manufacturer:
ZARLINK
Quantity:
6 000
Part Number:
MT9171AP
Manufacturer:
ZARLINK
Quantity:
20 000
Part Number:
MT9171AP1
Manufacturer:
ZARLINK
Quantity:
1 500
Advance Information
Pin Description (continued)
22
12
13
14
15
16
17
18
19
20
21
22
11
Pin #
24
12
13
14
15
16
17
19
20
18
21
22
23
24
8,
1,6,
11,
18,
20,
28
14
15
16
17
19
21
22
23
25
24
26
27
28
F0o/RCK Frame Pulse Out/Receive Bit Rate Clock output (Digital). In DN mode a 244 ns
DSTo/Do Data ST-BUS Out/Data Out (Digital). A 2.048 Mbit/s serial PCM/data output in
L
C4/TCK
DSTi/Di
Precan
OUT
OSC2
OSC1
TEST
Name
V
V
NC
L
DD
SS
IN
DIS L
Negative Power Supply (0V).
DN mode. In MOD mode this is a continuous bit stream at the bit rate selected.
Data ST-BUS In/Data In (Digital). A 2.048 Mbit/s serial PCM/data input in DN
mode. In MOD mode this is a continuous bit stream at the bit rate selected.
wide negative pulse indicating the end of the active channel times of the device
to allow daisy chaining. In MOD mode provides the receive bit rate clock to the
system.
Data Clock/Transmit Baud Rate Clock (Digital). A 4.096 MHz TTL compatible
clock input for the MASTER and output for the SLAVE in DN mode. For MOD
mode this pin provides the transmit bit rate clock to the system.
Oscillator Output. CMOS Output.
Oscillator Input. CMOS Input. D.C. couple signals to this pin. Refer to D.C.
Electrical Characteristics for OSC1 input requirements.
Precanceller Disable. When held to Logic ’1
precanceller is forced to V
logic ’0’, the L
internal pulldown (50 k ) is provided on this pin.
No Connection. Leave open circuit
logic “0”, L
pin.
Test Pin.
Receive Signal input (Analog).
Positive Power Supply (+5V) input.
OUT
Disable. When held to logic “1”, L
OUT
Connect to V
OUT
functions normally. An internal pulldown (50 k ) is provided on this
to the precanceller path is enabled and functions normally. An
SS
Bias
.
thus bypassing the precanceller section. When
Description
OUT
is disabled (i.e., output = V
’,
the internal path from L
MT9171/72
Bias
OUT
). When
to the
9-135

Related parts for MT9171