SST49LF040 Silicon Storage Technology, SST49LF040 Datasheet - Page 22

no-image

SST49LF040

Manufacturer Part Number
SST49LF040
Description
4 Mbit LPC Flash
Manufacturer
Silicon Storage Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SST49LF040-33-4C-NH
Manufacturer:
SST
Quantity:
1 831
Part Number:
SST49LF040-33-4C-NH
Manufacturer:
SST
Quantity:
20 000
Part Number:
SST49LF040A-33-4C-NH
Manufacturer:
SST
Quantity:
1 831
Part Number:
SST49LF040B-33-4C-NHE
Manufacturer:
SST
Quantity:
20 000
Company:
Part Number:
SST49LF040B-33-4C-NHE
Quantity:
134
TABLE 17: I
TABLE 18: S
©2001 Silicon Storage Technology, Inc.
Symbol
V
V
V
V
Input Signal Edge Rate
CYCTYPE + DIR
TH
TL
TEST
MAX
1. The input test environment is done with 0.1 V
1
1
drive than this. V
different voltage values, but must correlate results back to these parameters
1
START
ADDR
Field
Sync
Data
TAR
NTERFACE
TANDARD
No. of Clocks
MAX
specified the maximum peak-to-peak waveform allowed for measuring input timing. Production testing may use
LPC M
M
N
1
1
2
8
2
EASUREMENT
EMORY
Description
“0000b” appears on LPC bus to indicate the start of cycle
Cycle Type: Indicates the type of cycle. Bits 3:2 must be “01b” for memory cycle. Bit 1
indicates the type of transfer “0” for Read, “1” for write. DIR: Indicates the direction of the
transfer. “0b” for Read, “1b” for Write. Bit 0 is reserved. “010Xb” indicates memory Read
cycle; while “011xb” indicates memory Write cycle.
The last component driving LAD[3:0] will drive it to “1111b” during the first clock, and tri-
state it during the second clock.
Address Phase for Memory Cycle. LPC supports the 32-bit address protocol. The
addresses transfer most significant nibble first and least significant nibble last. (i.e.,
Address[31:28] on LAD[3:0] first, and Address[3:0] on LAD[3:0] last.)
Synchronize to host or peripheral by adding wait states. “0000b” means Ready, “0101b”
means Short Wait, “0110b” means Long Wait, “1001b” for DMA only, “1010b” means
error, other values are reserved. The SST49LF040 only supports “Ready” sync.
Data Phase for Memory Cycle.
The data transfer least significant nibble first and most significant nibble last.
(i.e., DQ[3:0] on LAD[3:0] first, then DQ[7:4] on LAD[3:0] last.)
C
C
YCLE
ONDITION
DD
of overdrive over V
D
EFINITION
P
ARAMETERS
22
(LPC M
IH
and V
0.6 V
0.2 V
0.4 V
0.4 V
1 V/ns
Value
ODE
IL
DD
DD
DD
DD
. Timing parameters must be met with no more over-
)
4 Mbit LPC Flash
Advance Information
Units
SST49LF040
S71213-00-000 11/01 562
V
V
V
V
T17.0 562
T18.1 562

Related parts for SST49LF040