ISL95711 Intersil Corporation, ISL95711 Datasheet

no-image

ISL95711

Manufacturer Part Number
ISL95711
Description
128 Taps I2C Serial Interface
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL95711UIU10Z
Manufacturer:
Intersil
Quantity:
832
Part Number:
ISL95711UIU10Z
Manufacturer:
Intersil
Quantity:
1 850
Part Number:
ISL95711WIU10Z
Manufacturer:
Intersil
Quantity:
438
Part Number:
ISL95711WIU10Z
Manufacturer:
Intersil
Quantity:
62
Terminal Voltage ±3V or ±5V, 128 Taps I
Serial Interface
The Intersil ISL95711 is a digitally controlled potentiometer
(XDCP). The device consists of a resistor array, wiper
switches, a control section, and nonvolatile memory. The
wiper position is controlled by a I
The potentiometer is implemented by a resistor array
composed of 127 resistive elements and a wiper switching
network. The wiper terminal can be connected to either end
of the resistor array or at any one of the Tap Positions in
between, providing 128 steps of resolution between R
R
assigned to the volatile Wiper Register (WR). This register
has an associated non-volatile Initial Value Register (IVR).
The value stored in the IVR will be written into the WR at
power-up, allowing wiper position recall after power
interruption. The WR and the IVR can be directly written to
and read from using standard I
device is available in either a 10kΩ or 50kΩ version.
The device can be used as a three-terminal potentiometer or
as a two-terminal variable resistor in a wide variety of
applications including:
• Industrial and automotive control
• Parameter and bias adjustments
• Amplifier bias and control
Ordering Information
NOTES:
ISL95711WIU10Z
(Notes 1& 2)
ISL95711UIU10Z
(Notes 1& 2)
1. Add “-T” suffix for tape and reel.
2. Intersil Pb-free plus anneal products employ special Pb-free
PART NUMBER
H
. The “position” of the wiper is determined by the value
material sets; molding compounds/die attach materials and
100% matte tin plate termination finish, which are RoHS
compliant and compatible with both SnPb and Pb-free soldering
operations. Intersil Pb-free products are MSL classified at Pb-
free peak reflow temperatures that meet or exceed the Pb-free
requirements of IPC/JEDEC J STD-020.
RESISTANCE
OPTION (Ω)
10K
50K
®
1
2
C interface protocol. The
2
C interface.
RANGE (°C)
-40 to +85
-40 to +85
Data Sheet
TEMP
10-Ld MSOP
10-Ld MSOP
PACKAGE
(Pb-Free)
L
1-888-INTERSIL or 1-888-468-3774
and
2
C
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
XDCP is a trademark of Intersil, Inc. Copyright Intersil Americas Inc. 2005. All Rights Reserved
Digitally Controlled Potentiometer (XDCP™)
Features
• Non-Volatile Solid-State Potentiometer
• I
• DCP Terminal Voltage, from V- to V
• 128 Wiper Tap Points
• 127 Resistive Elements
• Low Power CMOS
• High Reliability
• R
• Package
Pinout
Up to Four Devices
- Wiper position can be stored in nonvolatile memory and
- Typical tempco ±50ppm/°C
- Ratiometric Tempco ±4ppm/°C
- End to end resistance range ±20%
- Standby current, 1µA
- Active current, 200µA max
- V
- V- = -3V to -5.5V
- Endurance, 200,000 data changes per bit
- Register data retention, 50 years
- 10-lead MSOP
- Pb-Free plus anneal available (RoHS compliant)
2
TOTAL
C Serial Interface with Hardwire Slave Address Allows
recalled on power-up
August 15, 2005
CC
All other trademarks mentioned are the property of their respective owners.
= 3V to 5.5V
|
Values = 10kΩ, 50kΩ
Intersil (and design) is a registered trademark of Intersil Americas Inc.
GND
SDA
A1
A0
V-
(10-LD MSOP)
1
2
3
4
5
ISL95711
TOP VIEW
10
6
9
8
7
CC
ISL95711
SCL
V
R
R
R
CC
L
W
H
FN8241.2

Related parts for ISL95711

ISL95711 Summary of contents

Page 1

... Data Sheet Terminal Voltage ±3V or ±5V, 128 Taps I Serial Interface The Intersil ISL95711 is a digitally controlled potentiometer (XDCP). The device consists of a resistor array, wiper switches, a control section, and nonvolatile memory. The 2 wiper position is controlled interface. The potentiometer is implemented by a resistor array composed of 127 resistive elements and a wiper switching network ...

Page 2

... The wiper terminal which is equivalent to the movable terminal of a potentiometer fixed terminal for one end of the potentiometer resistor Positive logic supply voltage CC 10 SCL Clock input for the I 2 ISL95711 7-BIT SDA WIPER REGISTER SCL (VOLATILE) 7-BIT NONVOLATILE MEMORY DECODER STORE AND ...

Page 3

... RESISTOR MODE (Measurements between R RINL Integral non-linearity (Note 11) RDNL Differential non-linearity (Note 10) Roffset Offset (Note 9) TC Resistance Temperature Coefficient R (Notes 12, 13) 3 ISL95711 Recommended Operating Conditions Temperature Range (Industrial .-40°C to +85° 5. -3V to -5.5V +0. TEST CONDITIONS W option U option V- = -5.5V +5.5V, wiper current = CC ...

Page 4

... AA valid t Time the bus must be free before the BUF start of a new transmission t Clock LOW time LOW 4 ISL95711 TEST CONDITIONS 2 = 400kHz;SDA = Open; (for I SCL Read and Volatile Write States only 400kHz;SDA = Open; (for I SCL Read and Volatile Write States only) ...

Page 5

... SDA vs SCL Timing SCL t SU:STA t HD:STA SDA (INPUT TIMING) SDA (OUTPUT TIMING) 5 ISL95711 TEST CONDITIONS Measured at the 70 crossing. CC SCL rising edge to SDA falling edge. Both crossing 70 From SDA falling edge crossing 30 SCL falling edge crossing 70 From SDA exiting the 30 ...

Page 6

... These are I C specific parameters and are not directly tested, however they are used during device testing to validate device specification. 6 ISL95711 Clk 1 5V supply voltage. and V(RW) are V(RW) for the DCP register set to 7F hex and 00 hex respectively. LSB is the ...

Page 7

... R closest to R and R L between R While the ISL95711 is being powered up, the WR is reset to 40h (64 decimal), which locates the R and V-. For proper CC stabilization. As the V- CC pin goes to the default W also exceeds 2.5V (after V- < ...

Page 8

... Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are 2 C interface reserved for indicating START and STOP conditions (See Figure 1). On power-up of the ISL95711 the SDA pin is in the input mode. 2 All I C interface operations must begin with a START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH ...

Page 9

... Identification Byte, a valid Address Byte, a Data Byte, and a STOP condition. After each of the three bytes, the ISL95711 responds with an ACK. At this time, if the Data Byte written only to volatile registers, then the device enters its standby state. If the Data Byte written also to non-volatile memory, the ISL95711 begins its internal write cycle to non-volatile memory ...

Page 10

... SIGNALS FROM THE SLAVE Communicating with the ISL95711 There are 3 register addresses in the ISL95711, of which two can be used. Address 00h and address 02h are used to control the device. Address 01h is reserved and should not be used. Address 00h contains the non-volatile Initial Value Register (IVR), and the volatile Wiper Register (WR) ...

Page 11

... Reading from the WR: Write to the ACR first (to index the WR Then, Set the WR address Read from the NOTE acknowledge data bit read 11 ISL95711 ...

Page 12

... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 12 ISL95711 10 Lead MSOP, Package Code 0.0106 [0.27] 4 ...

Related keywords