IDT70T3509M Integrated Device Technology, IDT70T3509M Datasheet - Page 10
![no-image](/images/no-image-200.jpg)
IDT70T3509M
Manufacturer Part Number
IDT70T3509M
Description
High-speed 2.5v 1024k X 36 Synchronous Dual-port Static Ram With 3.3v Or 2.5v Interface
Manufacturer
Integrated Device Technology
Datasheet
1.IDT70T3509M.pdf
(23 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT70T3509MS133BP
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT70T3509MS133BPG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70T3509MS133BPGI
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
IDT70T3509MS133BPI
Manufacturer:
IDT
Quantity:
173
Company:
Part Number:
IDT70T3509MS133BPI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
AC Electrical Characteristics Over the Operating Temperature Range
(Read and Write Cycle Timing)
NOTES:
1. The Pipelined output parameters (t
2. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPE and OPT. FT/PIPE and OPT should be
3. These values are valid for either level of V
4. Guaranteed by design (not production tested).
Port-to-Port Delay
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
CYC1
CYC2
CH1
CL1
CH2
CL2
SA
HA
SC
HC
SB
HB
SW
HW
SD
HD
SAD
HAD
SCN
HCN
SRPT
HRPT
OE
OLZ
OHZ
CD1
CD2
DC
CKHZ
CKLZ
INS
INR
COLS
COLR
ZZSC
ZZRC
CO
IDT70T3509M
High-Speed 2.5V
apply when FT/PIPE = V
treated as DC signals, i.e. steady state during operation.
Symbol
(4)
(4)
(4)
(4)
Clock Cycle Time (Flow-Through)
Clock Cycle Time (Pipelined)
Clock High Time (Flow-Through)
Clock Low Time (Flow-Through)
Clock High Time (Pipelined)
Clock Low Time (Pipelined)
Chip Enable Setup Time
Chip Enable Hold Time
Byte Enable Setup Time
Byte Enable Hold Time
R/W Setup Time
R/W Hold Time
Input Data Setup Time
Input Data Hold Time
Output Enable to Data Valid
Output Enable to Output Low-Z
Output Enable to Output High-Z
Clock to Data Valid (Flow-Through)
Clock to Data Valid (Pipelined)
Data Output Hold After Clock High
Clock High to Output High-Z
Clock High to Output Low-Z
Interrupt Flag Set Time
Interrupt Flag Reset Time
Collision Flag Set Time
Collision Flag Reset Time
Sleep Mode Set Cycles
Sleep Mode Recovery Cycles
Clock-to-Clock Offset
Address Setup Time
Address Hold Time
ADS Setup Time
ADS Hold Time
CNTEN Setup Time
CNTEN Hold Time
REPEAT Setup Time
REPEAT Hold Time
1024K x 36 Dual-Port Synchronous Static RAM
ss
(0V) for that port.
CYC2
, t
CD2
DDQ
) apply to either or both left and right ports when FT/PIPE
(1)
(2)
(1)
(1)
(3.3V/2.5V). See page 6 for details on selecting the desired operating voltage levels for each port.
(1)
(1)
(1)
(1)
Parameter
(2,3)
(V
6.42
10
DD
= 2.5V ± 100mV, T
X
= V
DD
(2.5V). Flow-through parameters (t
Min.
7.5
1.8
0.5
1.8
0.5
1.8
0.5
1.8
0.5
1.8
0.5
1.8
0.5
1.8
0.5
1.8
0.5
____
____
____
____
____
____
____
70T3509MS133
25
10
10
A
3
3
2
3
6
1
1
1
1
1
= 0°C to +70°C)
Commercial Temperature Range
Com'l
& Ind
Max.
4.6
4.2
4.2
4.2
4.2
4.2
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
15
7
7
cycles
cycles
5682 tbl 11
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
CYC1
, t
CD1
)