dsPIC33FJ32MC204 Microchip Technology, dsPIC33FJ32MC204 Datasheet - Page 192

no-image

dsPIC33FJ32MC204

Manufacturer Part Number
dsPIC33FJ32MC204
Description
(dsPIC33FJ16MC304 / dsPIC33FJ32MC20x) 16-bit Microcontrollers
Manufacturer
Microchip Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
dsPIC33FJ32MC204-E/PT
Manufacturer:
PANASONIC
Quantity:
12 000
Part Number:
dsPIC33FJ32MC204-E/PT
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
dsPIC33FJ32MC204-E/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
dsPIC33FJ32MC204-I
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
dsPIC33FJ32MC204-I/ML
Manufacturer:
Microchip
Quantity:
229
Part Number:
dsPIC33FJ32MC204-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
dsPIC33FJ32MC204-I/PT
0
Part Number:
dsPIC33FJ32MC204T-I/ML
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
dsPIC33FJ32MC204T-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
dsPIC33FJ32MC204T-I/PT
0
REGISTER 17-1:
DS70283B-page 190
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
ACKDT: Acknowledge Data bit (when operating as I
Value that will be transmitted when the software initiates an Acknowledge sequence.
1 = Send NACK during Acknowledge
0 = Send ACK during Acknowledge
ACKEN: Acknowledge Sequence Enable bit
(when operating as I
1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit.
0 = Acknowledge sequence not in progress
RCEN: Receive Enable bit (when operating as I
1 = Enables Receive mode for I
0 = Receive sequence not in progress
PEN: Stop Condition Enable bit (when operating as I
1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.
0 = Stop condition not in progress
RSEN: Repeated Start Condition Enable bit (when operating as I
1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of
0 = Repeated Start condition not in progress
SEN: Start Condition Enable bit (when operating as I
1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.
0 = Start condition not in progress
Hardware clear at end of master Acknowledge sequence.
master Repeated Start sequence.
I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)
2
C master, applicable during master receive)
2
C. Hardware clear at end of eighth bit of master receive data byte.
Preliminary
2
C master)
2
2
2
C master, applicable during master receive)
C master)
C master)
2
C master)
© 2007 Microchip Technology Inc.

Related parts for dsPIC33FJ32MC204