dsPIC33FJ32MC204 Microchip Technology, dsPIC33FJ32MC204 Datasheet - Page 219

• Manufacturer Part Number: dsPIC33FJ32MC204
• Description: (dsPIC33FJ16MC304 / dsPIC33FJ32MC20x) 16-bit Microcontrollers
• Manufacturer: Microchip Technology

20.0
dsPIC33FJ32MC202/204 and dsPIC33FJ16MC304
devices include several features intended to maximize
application flexibility and reliability, and minimize cost
through elimination of external components. These are:
• Flexible configuration
• Watchdog Timer (WDT)
• Code Protection and CodeGuard™ Security
• JTAG Boundary Scan Interface
• In-Circuit Serial Programming™ (ICSP™)
• In-Circuit emulation
TABLE 20-1:
© 2007 Microchip Technology Inc.
0xF80000 FBS
0xF80002 RESERVED
0xF80004 FGS
0xF80006 FOSCSEL
0xF80008 FOSC
0xF8000A FWDT
0xF8000C FPOR
0xF8000E RESERVED
0xF80010 FUID0
0xF80012 FUID1
0xF80014 FUID2
0xF80016 FUID3
Note 1:
Address
Note:
SPECIAL FEATURES
These reserved bits read as ‘1’ and must be programmed as ‘1’.
This data sheet summarizes the features
of
dsPIC33FJ16MC304 devices. It is not
intended to be a comprehensive reference
source. To complement the information in
this data sheet, refer to the “dsPIC33F
Family Reference Manual”. Please see
the Microchip web site (www.micro-
chip.com) for the latest dsPIC33F Family
Reference Manual sections.
Name
the
DEVICE CONFIGURATION REGISTER MAP
dsPIC33FJ32MC202/204
FWDTEN WINDIS
PWMPIN
IESO
Bit 7
FCKSM<1:0>
—
—
HPOL
Bit 6
—
—
—
IOL1WAY
and
Preliminary
LPOL
Bit 5
—
—
—
—
User Unit ID Byte 0
User Unit ID Byte 1
User Unit ID Byte 2
User Unit ID Byte 3
WDTPRE
20.1
The Configuration bits can be programmed (read as
‘0’), or left unprogrammed (read as ‘1’), to select vari-
ous device configurations. These bits are mapped
starting at program memory location 0xF80000.
The individual Configuration bit descriptions for the
FBS, FGS, FOSCSEL, FOSC, FWDT, FPOR and FICD
Configuration registers are shown in Table 20-2.
Note that address 0xF80000 is beyond the user program
memory space. It belongs to the configuration memory
space (0x800000-0xFFFFFF), which can only be
accessed using table reads and table writes.
The upper byte of all device Configuration registers
should always be ‘1111
appear to be NOP instructions in the remote event that
their locations are ever executed by accident. Since
Configuration bits are not implemented in the
corresponding locations, writing ‘1’s to these locations
has no effect on device operation.
To prevent inadvertent configuration changes during
code execution, all programmable Configuration bits
are write-once. After a bit is initially programmed during
a power cycle, it cannot be written to again. Changing
a device configuration requires that power to the device
be cycled.
The Device Configuration register map is shown in
Table 20-1.
ALTI2C
Bit 4
Reserved
Reserved
—
—
—
Configuration Bits
—
(1)
(1)
Bit 3
—
—
—
BSS<2:0>
OSCIOFNC POSCMD<1:0>
WDTPOST<3:0>
Bit 2
1111’. This makes them
GSS<1:0>
FNOSC<2:0>
FPWRT<2:0>
DS70283B-page 217
Bit 1
GWRP
BWRP
Bit 0