LM3S102-IRN20(T) Luminary Micro, Inc., LM3S102-IRN20(T) Datasheet - Page 283

no-image

LM3S102-IRN20(T)

Manufacturer Part Number
LM3S102-IRN20(T)
Description
Microcontroller
Manufacturer
Luminary Micro, Inc.
Datasheet
October 6, 2006
Reset
Reset
Type
Type
Bit/Field
I2C Master Interrupt Mask (I2CMIMR)
Offset 0x010
31:1
0
RO
RO
31
15
0
0
Register 5: I
This register controls whether a raw interrupt is promoted to a controller interrupt.
RO
RO
30
14
0
0
reserved
Name
RO
RO
29
13
0
0
IM
2
RO
RO
C Master Interrupt Mask (I2CMIMR), offset 0x010
28
12
0
0
RO
RO
27
11
0
0
Type
R/W
RO
RO
RO
26
10
0
0
Reset
RO
RO
25
0
9
0
0
0
Preliminary
reserved
RO
RO
24
0
8
0
reserved
Description
Reserved bits return an indeterminate value, and should
never be changed.
This bit controls whether a raw interrupt is promoted to a
controller interrupt. If set, the interrupt is not masked and
the interrupt is promoted; otherwise, the interrupt is
masked.
RO
RO
23
0
7
0
RO
RO
22
0
6
0
RO
RO
21
0
5
0
RO
RO
20
0
4
0
RO
RO
19
0
3
0
LM3S102 Data Sheet
RO
RO
18
0
2
0
RO
RO
17
0
1
0
IM
R/W
RO
16
0
0
0
283

Related parts for LM3S102-IRN20(T)