CS8406 Cirrus Logic, CS8406 Datasheet - Page 26
![no-image](/images/no-image-200.jpg)
CS8406
Manufacturer Part Number
CS8406
Description
192 KHZ DIGITAL AUDIO INTERFACE TRANSMITTER
Manufacturer
Cirrus Logic
Datasheet
1.CS8406.pdf
(43 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS8406-CSZ
Manufacturer:
CIRRUS
Quantity:
351
Part Number:
CS8406-CSZ
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS8406-CZ
Manufacturer:
AD
Quantity:
1 433
Company:
Part Number:
CS8406-CZZ
Manufacturer:
CIRRUS
Quantity:
2 257
Company:
Part Number:
CS8406-CZZ
Manufacturer:
CIRRUS
Quantity:
10
Part Number:
CS8406-CZZ
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS8406-CZZR
Manufacturer:
KINGBRIGHT
Quantity:
2 000
Part Number:
CS8406-DSZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS8406-DZZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS8406CZZ
Manufacturer:
CIRRUS
Quantity:
20 000
8.6
For all bits in this register, a ‘1’ means the associated interrupt condition has occurred at least once since the register
was last read. A ‘0’ means the associated interrupt condition has NOT occurred since the last reading of the register.
Reading the register resets all bits to ‘0’, unless the interrupt mode is set to level and the interrupt source is still true.
Status bits that are masked off in the associated mask register will always be ‘0’ in this register. This register defaults
to 00h.
26
TSLIP
7
Interrupt 1 Status (07h) (Read Only)
SIJUST - Justification of SDIN data relative to ILRCK
SIDEL - Delay of SDIN data relative to ILRCK, for left-justified data formats
SISPOL - ISCLK clock polarity
SILRPOL - ILRCK clock polarity
TSLIP - AES3 transmitter source data slip interrupt
EFTC - E to F C-buffer transfer interrupt.
Default = ‘0’
0 - Left-justified
1 - Right-justified
Default = ‘0’
0 - MSB of SDIN data occurs in the first ISCLK period after the ILRCK edge (left justified mode)
1 - MSB of SDIN data occurs in the second ISCLK period after the ILRCK edge (I²S mode)
Default = ‘0’
0 - SDIN sampled on rising edges of ISCLK
1 - SDIN sampled on falling edges of ISCLK
Default = ‘0’
0 - SDIN data is for the left channel when ILRCK is high
1 - SDIN data is for the right channel when ILRCK is high
In data flows where OMCK, which clocks the AES3 transmitter, is asynchronous to the data source,
this bit will go high every time a data sample is dropped or repeated. When TCBL is an input, this bit
will go high on receipt of a new TCBL signal.
The source for this bit is true during the E to F buffer transfer in the C bit buffer management process.
6
0
5
0
4
0
3
0
2
0
EFTC
1
CS8406
DS580F1
0
0