ds2143qn-t-r Maxim Integrated Products, Inc., ds2143qn-t-r Datasheet - Page 13

no-image

ds2143qn-t-r

Manufacturer Part Number
ds2143qn-t-r
Description
Ds2143, Ds2143q E1 Controller
Manufacturer
Maxim Integrated Products, Inc.
Datasheet
CCR: COMMON CONTROL REGISTER (Address=14 Hex)
LOCAL LOOPBACK
When CCR.7 is set to a 1, the DS2143 will enter a Local LoopBack (LLB) mode. This loopback is useful
in testing and debugging applications. In LLB, the DS2143 will loop data from the transmit side back to
the receive side. This loopback is synonymous with replacing the RCLK input with the TCLK signal, and
the RPOS/RNEG inputs with the TPOS/TNEG outputs. When LLB is enabled, the following will occur:
1. data at RPOS and RNEG will be ignored;
2. all receive side signals will take on timing synchronous with TCLK instead of RCLK;
3. all functions are available.
(MSB)
LLB
SYMBOL
RHDB3
THDB3
RCRC4
TCRC4
TG802
RG802
RSM
LLB
THDB3
POSITION
CCR.7
CCR.6
CCR.5
CCR.4
CCR.3
CCR.2
CCR.1
CCR.0
TG802
NAME AND DESCRIPTION
Local Loopback.
0 = loopback disabled.
1 = loopback enabled.
Transmit HDB3 Enable.
0 = HDB3 disabled.
1 = HDB3 enabled.
Transmit G.802 Enable. See Section 13 for details.
0 = do not force TCHBLK high during bit 1 of timeslot 26.
1 = force TCHBLK high during bit 1 of timeslot 26.
Transmit CRC4 Enable.
0 = CRC4 disabled.
1 = CRC4 enabled.
Receive Signaling Mode Select.
0 = CAS signaling mode.
1 = CCS signaling mode.
Receive HDB3 Enable.
0 = HDB3 disabled.
1 = HDB3 enabled.
Receive G.802 Enable. See Section 13 for details.
0 = do not force RCHBLK high during bit 1 of timeslot 26
1 = force RCHBLK high during bit 1 of timeslot 26.
Receive CRC4 Enable.
0 = CRC4 disabled.
1 = CRC4 enabled.
TCRC4
13 of 44
RSM
RHDB3
RG802
DS2143/DS2143Q
RCRC4
(LSB)

Related parts for ds2143qn-t-r