S25FL128P Meet Spansion Inc., S25FL128P Datasheet - Page 26

no-image

S25FL128P

Manufacturer Part Number
S25FL128P
Description
128 Megabit Cmos 3.0 Volt Flash Memory With 104 Mhz Spi Serial Peripheral Interface Bus
Manufacturer
Meet Spansion Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S25FL128P0XMFI000
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S25FL128P0XMFI001
Manufacturer:
HARRIS
Quantity:
2 300
Part Number:
S25FL128P0XMFI001
Manufacturer:
SPANSION
Quantity:
8 000
Part Number:
S25FL128P0XMFI001
Manufacturer:
SPANSIO
Quantity:
20 000
Company:
Part Number:
S25FL128P0XMFI001
Quantity:
80
Part Number:
S25FL128P0XMFI003
Manufacturer:
VISHAY
Quantity:
12 559
Part Number:
S25FL128P0XMFI003
Manufacturer:
SPANSION
Quantity:
20 000
Company:
Part Number:
S25FL128P0XMFI003
Quantity:
12
Part Number:
S25FL128P0XMFI011
Manufacturer:
SAMSUNG
Quantity:
1 576
Part Number:
S25FL128P0XNFI000
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
S25FL128P0XNFI001
Manufacturer:
SPANSION
Quantity:
300
Part Number:
S25FL128P0XNFI013
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S25FL128PIF
Manufacturer:
SPANSION
Quantity:
20 000
11.6
11.7
26
11.7.1
Write Disable (WRDI: 04h)
Read Status Register (RDSR: 05h)
Serial Mode
The Write Disable (WRDI) command (see
disables the device from accepting a Write Status Register, program, or erase command. The host system
must first drive CS# low, write the WRDI command, and then drive CS# high.
Any of following conditions resets the WEL bit:
The Read Status Register (RDSR) command outputs the state of the Status Register bits.
the status register bits and their functions.
The RDSR command may be written at any time, even while a program, erase, or Write Status Register
operation is in progress. The host system should check the Write In Progress (WIP) bit before sending a new
command to the device if an operation is already in progress.
sequence, which also shows that it is possible to read the Status Register continuously until CS# is driven
high.
Power-up
Write Disable (WRDI) command completion
Write Status Register (WRSR) command completion
Page Program (PP) command completion
Sector Erase (SE) command completion
Bulk Erase (BE) command completion
Bit
7
6
5
4
3
2
1
0
Status Register Bit
Don’t Care
SRWD
WEL
BP2
BP1
BP0
WIP
0
Table 11.3 S25FL128P Status Register (Uniform 256 KB sector)
Figure 11.9 Write Disable (WRDI) Command Sequence
SO/PO[7-0]
Status Register Write
D a t a
Write Enable Latch
Write in Progress
SCK
CS#
Block Protect
Bit Function
SI
Disable
S25FL128P
Mode 3
Mode 0
Hi-Z
S h e e t
Figure
11.9) resets the Write Enable Latch (WEL) bit to a 0, which
0 1 2 3 4 5 6 7
1 = Protects when WP#/ACC is low
0 = No protection, even when WP#/ACC is low
Not used
000–111 = Protects upper half of address range in 7 sizes.
1 = Device accepts Write Status Register, program, or erase commands
0 = Ignores Write Status Register, program, or erase commands
1 = Device Busy. A Write Status Register, program, or erase operation is
in progress
0 = Ready. Device is in standby mode and can accept commands.
( P r e l i m i n a r y )
Command
Figure 11.10
shows the RDSR command
Description
S25FL128P_00_04 July 2, 2007
Table 11.3
shows

Related parts for S25FL128P