s29al008d Meet Spansion Inc., s29al008d Datasheet - Page 4

no-image

s29al008d

Manufacturer Part Number
s29al008d
Description
8 Megabit 1 M X 8-bit/512 K X 16-bit Cmos 3.0 Volt-only Boot Sector Flash Memory
Manufacturer
Meet Spansion Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
s29al008d-70TAI01
Manufacturer:
SPANSIO
Quantity:
3
Part Number:
s29al008d50BFIE13
Manufacturer:
PANA
Quantity:
995
Part Number:
s29al008d50BFIE13
Manufacturer:
SPANSION
Quantity:
6 000
Part Number:
s29al008d55TFAR2
Manufacturer:
SPANSION
Quantity:
16 336
Company:
Part Number:
s29al008d55TFAR23
Quantity:
1 000
Part Number:
s29al008d55TFIR20
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29al008d70BFI01
Manufacturer:
SPANSION
Quantity:
10 288
Company:
Part Number:
s29al008d70BFI020
Quantity:
23
Company:
Part Number:
s29al008d70BFI020
Quantity:
23
Part Number:
s29al008d70BFI020E
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29al008d70BFIA23E
Manufacturer:
LT
Quantity:
1 322
Part Number:
s29al008d70BFIA23E
Manufacturer:
SPANSLON
Quantity:
20 000
Part Number:
s29al008d70FI02
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29al008d70TF
Manufacturer:
SPANSION
Quantity:
20 000
General Description
4
The S29AL008D is an 8 Mbit, 3.0 volt-only Flash memory organized as 1,048,576 bytes or 524,288 words.
The device is offered in 48-ball FBGA, 44-pin SO, and 48-pin TSOP packages. For more information, refer to
publication number 21536. The word-wide data (x16) appears on DQ15–DQ0; the byte-wide (x8) data
appears on DQ7–DQ0. This device requires only a single, 3.0 volt V
erase operations. A standard EPROM programmer can also be used to program and erase the device.
This device is manufactured using Spansion’s 200 nm process technology, and offers all the features and
benefits of the Am29LV800B, which was manufactured using 0.32 µm process technology.
The standard device offers access times of 55, 60, 70, and 90 ns, allowing high speed microprocessors to
operate without wait states. To eliminate bus contention the device contains separate chip enable (CE#),
write enable (WE#) and output enable (OE#) controls.
The device requires only a single 3.0 volt power supply for both read and write functions. Internally
generated and regulated voltages are provided for the program and erase operations.
The device is entirely command set compatible with the JEDEC single-power-supply Flash standard.
Commands are written to the command register using standard microprocessor write timings. Register
contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write
cycles also internally latch addresses and data needed for the programming and erase operations. Reading
data out of the device is similar to reading from other Flash or EPROM devices.
Device programming occurs by executing the program command sequence. This initiates the Embedded
Program algorithm—an internal algorithm that automatically times the program pulse widths and verifies
proper cell margin. The Unlock Bypass mode facilitates faster programming times by requiring only two write
cycles to program data instead of four.
Device erasure occurs by executing the erase command sequence. This initiates the Embedded Erase
algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed)
before executing the erase operation. During erase, the device automatically times the erase pulse widths
and verifies proper cell margin.
The host system can detect whether a program or erase operation is complete by observing the RY/BY# pin,
or by reading the DQ7 (Data# Polling) and DQ6 (toggle) status bits. After a program or erase cycle is
completed, the device is ready to read array data or accept another command.
The sector erase architecture allows memory sectors to be erased and reprogrammed without affecting the
data contents of other sectors. The device is fully erased when shipped from the factory.
Hardware data protection measures include a low V
during power transitions. The hardware sector protection feature disables both program and erase
operations in any combination of the sectors of memory. This can be achieved in-system or via programming
equipment.
The Erase Suspend feature enables the user to put erase on hold for any period of time to read data from, or
program data to, any sector that is not selected for erasure. True background erase can thus be achieved.
The hardware RESET# pin terminates any operation in progress and resets the internal state machine to
reading array data. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also
reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory.
The device offers two power-saving features. When addresses are stable for a specified amount of time, the
device enters the automatic sleep mode. The system can also place the device into the standby mode.
Power consumption is greatly reduced in both these modes.
Spansion’s Flash technology combines years of Flash memory manufacturing experience to produce the
highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector
simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection.
S29AL008D
D a t a
CC
S h e e t
detector that automatically inhibits write operations
CC
S29AL008D_00_A10 November 27, 2007
supply to perform read, program, and

Related parts for s29al008d