pca85176 NXP Semiconductors, pca85176 Datasheet - Page 27
pca85176
Manufacturer Part Number
pca85176
Description
Universal Lcd Driver For Low Multiplex Rates
Manufacturer
NXP Semiconductors
Datasheet
1.PCA85176.pdf
(44 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pca85176H/Q900/1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
pca85176H/Q900/1,5
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
pca85176H/Q900/1.5
Manufacturer:
TI
Quantity:
514
Part Number:
pca85176T
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca85176T/Q900/1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
10. Static characteristics
Table 16.
V
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
PCA85176_1
Product data sheet
Symbol
Supplies
V
V
I
I
Logic
V
V
V
I
I
I
I
C
LCD outputs
ΔV
R
DD
DD(LCD)
OL
OH(CLK)
L
L(OSC)
DD
DD
LCD
P(POR)
IL
IH
I
O
O
= 1.8 V to 5.5 V; V
V
LCD outputs are open-circuit; inputs at V
For typical values, see
For typical values, see
When tested, I
as well).
Propagation delay of driver between clock (CLK) and LCD driving signals.
Periodically sampled, not 100 % tested.
Outputs measured one at a time.
LCD
> 3 V for
Static characteristics
Parameter
supply voltage
LCD supply voltage
supply current
LCD supply current
power-on reset supply voltage
LOW-level input voltage
HIGH-level input voltage
LOW-level output current
HIGH-level output current on pin CLK
leakage current
leakage current on pin OSC
input capacitance
output voltage variation
output resistance
1
2
⁄
C pins SCL and SDA have no diode to V
3
bias.
SS
Figure
Figure
= 0 V; V
19.
20.
LCD
= 2.5 V to 8.0 V; T
SS
All information provided in this document is subject to legal disclaimers.
or V
DD
; external clock with 50 % duty factor; I
Rev. 01 — 14 April 2010
Conditions
f
f
on pins CLK, SYNC,
OSC, A0 to A2, SA0,
SCL, SDA
on pins CLK, SYNC,
OSC, A0 to A2, SA0,
SCL, SDA
output sink current;
V
output source current;
V
V
on pins CLK, SCL, SDA,
A0 to A2 and SA0
V
on pins BP0 to BP3 and
S0 to S39
V
clk(ext)
clk(ext)
DD
OL
OH
I
I
LCD
on pins CLK and SYNC
on pin SDA
on pins BP0 to BP3
on pins S0 to S39
amb
= V
= V
and may be driven to the V
= 0.4 V; V
= 4.6 V; V
= 5 V
DD
DD
=
= 1536 Hz
= 1536 Hz
−
or V
40
°
SS
C to +95
DD
DD
;
= 5 V
= 5 V
Universal LCD driver for low multiplex rates
°
C; unless otherwise specified.
I
[1]
[2][3]
[2][4]
[5][6]
[7]
[8]
limiting values given in
2
C-bus inactive.
Min
1.8
2.5
-
-
1.0
V
0.7V
1
3
1
−1
−1
-
−100
-
-
SS
DD
Typ
-
-
-
-
1.3
-
-
-
-
-
-
-
-
-
1.5
6.0
PCA85176
Table 15
© NXP B.V. 2010. All rights reserved.
Max
5.5
8.0
20
60
1.6
0.3V
V
-
-
-
+1
+1
7
+100
-
-
DD
(see
DD
Figure 18
27 of 44
Unit
V
V
μA
μA
V
V
V
mA
mA
mA
μA
μA
pF
mV
kΩ
kΩ