tda8315t NXP Semiconductors, tda8315t Datasheet - Page 11

• Manufacturer Part Number: tda8315t
• Description: Integrated Ntsc Decoder And Sync Processor
• Manufacturer: NXP Semiconductors

Philips Semiconductors
13. The horizontal output pulses are obtained from the horizontal oscillator by a pulse shaper. The width of the output
14. The vertical output pulses are generated by a divider circuit. The vertical output pulse has a delay of 37.5 s with
Table 1 Output current of phase detector.
Note
1. Vertical retrace.
QUALITY SPECIFICATION
Quality level in accordance with SNW-FQ-611-part E.
Notes
1. All pins are protected against ESD by means of internal clamping diodes.
2. Range A is for Human body model.
3. Range B is for machine model.
Latch up
All pins meet the specification:
September 1994
Weak signal and synchronized
Strong signal and synchronized
Not synchronized
ESD
CURRENT PHASE DETECTOR DURING
I
I
Integrated NTSC decoder
and sync processor
trigger
trigger
pulse is approximately 5.4 s and the rising edge of the pulse symmetrically coincides with the start of the sync pulse
at the input.
respect to the start of the vertical sync pulse at the input. This is caused by the clock frequency of the divider being
twice the horizontal frequency.
This divider circuit has 2 modes of operation:
Search mode (large window).
This mode is switched on when the circuit is not synchronized or, when a non-standard signal is received (the number
of lines per frame outside the range is between 261 and 264). In the search mode the divider can be triggered
between line 244 and line 288 (approximately 54 to 64.5 Hz).
Standard mode (narrow window).
This mode is switched on when more than 15 successive vertical sync pulses are detected in the narrow window.
When the circuit is in the standard mode and a vertical sync pulse is missing the output pulse is generated at the end
of the window. Consequently, the disturbance of the picture is very small. The circuit will switch back to the search
window when, for 6 successive vertical periods, no sync pulses are found within the window. When no input signal
is available the divider generates output pulses with a timing of 262.5 lines (standard 60 Hz signal).
SYMBOL
100 mA or
100 mA or
protection circuit specification (note 1)
1.5 V
0.5 V
DDmax
DDmax
PARAMETER
.
SCAN ( A)
180
180
30
11
VERTICAL RETRACE ( A)
>2000
RANGE A
1500
100
(2)
270
270
30
RANGE B
>200
200
0
Preliminary specification
(3)
GATED YES/NO
YES (12 s)
TDA8315T
YES (5.7 s)
V
pF
NO
UNIT
(1)