tda8295 NXP Semiconductors, tda8295 Datasheet - Page 42

• Manufacturer Part Number: tda8295
• Description: Tda8295 Digital Global Standard Low If Demodulator For Analog Tv And Fm Radio
• Manufacturer: NXP Semiconductors

NXP Semiconductors
TDA8295_1
Product data sheet
9.3.16 Status of clock PLL and video/sound DAC load
Table 49.
Legend: * = default value.
Table 50.
Bit
7 to 2 -
1
0
Bit
7
6
5
4
3 to 0 -
Symbol Access Value
STDBY R/W
CLB
Symbol
-
LOAD_DACV R
LOAD_DACS R
PLL_LOCK
CLB_STDBY register (address 30h) bit description
ANALOG_STAT register (address 32h) bit description
Digital global standard low IF demodulator for analog TV and FM radio
R/W
R/W
Access Value
R
R
R
Rev. 01 — 4 February 2008
-
0*
1
0
1*
-
0
1
0
1
0
1
-
Description
not used
When STDBY is set to logic 1, the chip enters in Standby
mode, and its power consumption is reduced. The IF AGC pin
is set to high-ohmic. The default value is logic 0, which means
that the chip is active.
This signal clears the TDA8295 through the I
(software reset). To activate the reset, just write CLB = 0. This
software reset will not affect the content of the registers.
Normal mode
Standby mode
activate soft reset
normal operation
Description
not used
output load identification video DAC
output load identification sound DAC
clock PLL lock indicator
reserved
Normal mode
If active, the video DAC output voltage is above
reference voltage.
Normal mode
If active, the sound DAC output voltage is above
reference voltage.
clock PLL unlocked
indicates that the clock PLL is locked
TDA8295
© NXP B.V. 2008. All rights reserved.
2
C-bus interface
42 of 77