at84ad001b ATMEL Corporation, at84ad001b Datasheet - Page 40

• Manufacturer Part Number: at84ad001b
• Description: Dual 8-bit 1 Gsps Adc
• Manufacturer: ATMEL Corporation

Table 13. 3-wire Serial Interface Data Setting Description (Continued)
Notes:
3-wire Serial Interface Timing
Description
40
Setting for Address:
000
Control wait bit
calibration
In 1:2 DMUX
FDataReady
I & Q = Fs/2
In 1:2 DMUX
FDataReady
I & Q = Fs/4
1. D9 must be set to “0”
2. Mode standby channel I: use analog input I Vini, Vinib and Clocki.
3. Mode standby channel Q: use analog input Q Vinq, Vinqb and Clockq.
4. Keep last calibration calculated value - no calibration phase: D11 = 0 and D10 = 1. No new calibration is required. The val-
5. No calibration phase - no calibration value: D11 = 0 and D10 = 0. No new calibration phase is required. The gain and offset
6. The control wait bit gives the possibility to change the internal setting for the auto-calibration phase:
AT84AD001B
(6)
ues taken into account for the gain and offset are either from the last calibration phase or are default values (reset values).
compensation functions can be accessed externally by writing in the registers at address 010 for the offset compensation
and at address 011 for the gain compensation.
For high clock rates (> 500 Msps) use a = b = 1.
For clock rates > 250 Msps and < 500 Msps use a = 1 and b = 0.
For clock rates > 125 Msps and < 250 Msps use a = 0 and b = 1.
For low clock rates < 125 Msps use a = 0 and b = 0.
D15
X
X
X
D14
X
0
1
The 3-wire serial interface is a synchronous write-only serial interface made of three
wires:
•
•
•
The 3-wire serial interface gives write-only access to as many as 8 different internal reg-
isters of up to 16 bits each. The input format is always fixed with 3 bits of register
address followed by 16 bits of data. The data and address are entered with the Most
Significant Bit (MSB) first.
The write procedure is fully synchronous with the rising clock edge of “sclk” and
described in the write chronogram (Figure 44 on page 41).
•
•
•
•
•
•
•
sclk: serial clock input
sldn: serial load enable input
sdata: serial data input
“sldn” and “sdata” are sampled on each rising clock edge of “sclk” (clock cycle).
“sldn” must be set to 1 when no write procedure is performed.
A minimum of one rising clock edge (clock cycle) with “sldn” at 1 is required for a
correct start of the write procedure.
A write starts on the first clock cycle with “sldn” at 0. “sldn” must stay at 0 during the
complete write procedure.
During the first 3 clock cycles with “sldn” at 0, 3 bits of the register address from
MSB (a[2]) to LSB (a[0]) are entered.
During the next 16 clock cycles with “sldn” at 0, 16 bits of data from MSB (d[15]) to
LSB (d[0]) are entered.
An additional clock cycle with “sldn” at 0 is required for parallel transfer of the serial
data d[15:0] into the addressed register with address a[2:0]. This yields 20 clock
cycles with “sldn” at 0 for a normal write procedure.
D13
X
X
a
D12
X
X
b
D11
X
X
X
D10
X
X
X
D9
0
0
0
(1)
D8
X
X
X
D7
X
X
X
D6
X
X
X
D5
X
X
X
D4
X
X
X
D3
X
X
X
D2
X
X
X
2153C–BDC–04/04
D1
X
X
X
D0
X
X
X