uda1328t NXP Semiconductors, uda1328t Datasheet - Page 16
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
uda1328t
Manufacturer Part Number
uda1328t
Description
Multi-channel Filter Dac
Manufacturer
NXP Semiconductors
Datasheet
1.UDA1328T.pdf
(28 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
uda1328t/N1
Manufacturer:
PHILIPS
Quantity:
17 430
Part Number:
uda1328t/N1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
9.3.6
A 2-bit value to enable the digital de-emphasis filter.
Table 18 De-emphasis settings
10 LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 60134).
Notes
1. All supply connections must be made to the same power supply.
2. Equivalent to discharging a 100 pF capacitor via a 1.5 k series resistor, expect pin 19 (L3DATA) which can
3. Equivalent to discharging a 200 pF capacitor via a 0.75 H series inductor.
4. DAC operation cannot be guaranteed after a short-circuit has occurred.
11 HANDLING
Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is
desirable to take normal precautions appropriate to handling MOS devices.
2001 Mar 27
V
V
T
T
T
V
I
I
lu(prot)
sc(DAC)
SYMBOL
xtal(max)
stg
amb
DDD
DDA
es
Multi-channel filter DAC
DE2
withstand ESD pulses of 2500 to +2500 V.
0
0
0
0
1
D
E
-
DE1
EMPHASIS
0
0
1
1
0
digital supply voltage
analog supply voltage
maximum crystal temperature
storage temperature
ambient temperature
electrostatic handling
latch-up protection current
DAC short-circuit current:
output short-circuited to V
output short-circuited to V
DE0
0
1
0
1
0
PARAMETER
no de-emphasis
de-emphasis; 32 kHz
de-emphasis; 44.1 kHz
de-emphasis; 48 kHz
de-emphasis; 96 kHz
FUNCTION
SSA(DAC)
DDA(DAC)
note 1
note 1
note 2
note 3
T
T
note 4
amb
amb
16
= 125 C; V
= 0 C; V
9.3.7
A 1-bit value to program the output polarity of the output
signal. This bit must be used together with the CH2 to CH0
bits and the ACH bit to either select the polarity for all
channels or to set for each channel individually.
Table 19 Output polarity control
CONDITIONS
DD
O
DD
UTPUT POLARITY CONTROL
= 3.0 V;
PLC
= 3.6 V
0
1
65
40
3000
250
MIN.
5.0
5.0
150
+125
+85
+3000
+250
200
482
346
Product specification
non-inverting
FUNCTION
MAX.
UDA1328T
inverting
V
V
V
V
mA
mA
mA
C
C
C
UNIT