uda1328t NXP Semiconductors, uda1328t Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
uda1328t
Manufacturer Part Number
uda1328t
Description
Multi-channel Filter Dac
Manufacturer
NXP Semiconductors
Datasheet
1.UDA1328T.pdf
(28 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
uda1328t/N1
Manufacturer:
PHILIPS
Quantity:
17 430
Part Number:
uda1328t/N1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
16 AC CHARACTERISTICS (DIGITAL)
V
otherwise specified. The typical timing is specified at 44.1 kHz sampling frequency.
Note
1. In the 768f
2001 Mar 27
T
t
t
t
t
Serial input data timing (see Fig.9)
T
t
t
t
t
t
t
t
t
Microcontroller interface timing (see Figs 6, 7 and 8)
T
t
t
t
t
t
t
t
t
t
CWL
CWH
r
f
CLKH(bit)
CLKL(bit)
r
f
su(i)(D)
h(i)(D)
su(WS)
h(WS)
CLK(L3)H
CLK(L3)L
su(L3)A
h(L3)A
su(L3)D
h(L3)D
su(L3)DA
h(L3)DA
stp(L3)
DDD
SYMBOL
sys
cy(CLK)(bit)
cy(CLK)(L3)
Multi-channel filter DAC
= V
DDA
= 2.7 to 3.6 V; T
s
system clock cycle
LOW-level system clock pulse
width
HIGH-level system clock pulse
width
rise time
fall time
bit clock period
bit clock HIGH time
bit clock LOW time
rise time
fall time
data input set-up time
data input hold time
word selection set-up time
word selection hold time
L3CLOCK time
L3CLOCK HIGH time
L3CLOCK LOW time
L3MODE set-up time
L3MODE hold time
L3MODE set-up time
L3MODE hold time
L3DATA set-up time
L3DATA hold time
L3MODE halt time
clock mode, the sampling frequency must be limited to 55 kHz.
PARAMETER
amb
= 20 to +85 C; R
f
f
f
f
f
f
f
f
addressing mode
addressing mode
data transfer mode
data transfer mode
data transfer and addressing mode 190
data transfer and addressing mode 30
sys
sys
sys
sys
sys
sys
sys
sys
L
= 5 k . All voltages referenced to ground (pins 3 and 20); unless
= 256f
= 384f
= 512f
= 768f
< 19.2 MHz
< 19.2 MHz
19.2 MHz
19.2 MHz
19
s
s
s
s
CONDITIONS
; note 1
35
23
20
20
30
40
30
40
140
60
60
20
0
20
10
500
250
250
190
190
190
190
190
MIN.
88
59
44
30
TYP.
Product specification
UDA1328T
780
520
390
260
70
60
70
60
20
20
20
20
MAX.
ns
ns
ns
ns
%T
%T
%T
%T
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
UNIT
sys
sys
sys
sys