pca9574 NXP Semiconductors, pca9574 Datasheet - Page 18

no-image

pca9574

Manufacturer Part Number
pca9574
Description
8-bit I2c-bus And Smbus, Level Translating, Low Voltage Gpio With Reset And Interrupt
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pca9574BS
Manufacturer:
NXP
Quantity:
6 841
Part Number:
pca9574BS
Manufacturer:
NXP
Quantity:
11 162
Part Number:
pca9574BS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9574BS
0
Company:
Part Number:
pca9574BS
Quantity:
690
Company:
Part Number:
pca9574BS
Quantity:
6 000
Part Number:
pca9574HR115
Manufacturer:
NXP Semiconductors
Quantity:
1 975
Part Number:
pca9574PW
Manufacturer:
NXP
Quantity:
1 317
Part Number:
pca9574PW
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9574PWЈ¬112
Manufacturer:
NXP
Quantity:
2 400
NXP Semiconductors
13. Dynamic characteristics
Table 15.
V
[1]
[2]
[3]
PCA9574_1
Product data sheet
Symbol
f
t
t
t
t
t
t
t
t
t
t
t
t
t
Port timing
t
t
t
Interrupt timing
t
t
Reset
t
t
t
t
SCL
BUF
HD;STA
SU;STA
SU;STO
VD;ACK
HD;DAT
VD;DAT
SU;DAT
LOW
HIGH
f
r
SP
v(Q)
su(D)
h(D)
v(INT_N)
rst(INT_N)
w(rst)
rec(rst)
rst(SDA)
rst(GPIO)
DD
= 1.1 V to 3.6 V; V
t
t
C
VD;ACK
VD;DAT
b
= total capacitance of one bus line in pF.
= minimum time for SDA data out to be valid following SCL LOW.
= time for acknowledgement signal from SCL LOW to SDA (out) LOW.
Parameter
SCL clock frequency
bus free time between a STOP and
START condition
hold time (repeated) START condition
set-up time for a repeated START
condition
set-up time for STOP condition
data valid acknowledge time
data hold time
data valid time
data set-up time
LOW period of the SCL clock
HIGH period of the SCL clock
fall time of both SDA and SCL signals
rise time of both SDA and SCL signals
pulse width of spikes that must be
suppressed by the input filter
data output valid time
data input set-up time
data input hold time
valid time on pin INT
reset time on pin INT
reset pulse width
reset recovery time
SDA reset time
GPIO reset time
Dynamic characteristics
DD(IO)
= 1.1 V to 3.6 V; V
SS
= 0 V; T
Rev. 01 — 15 May 2008
8-bit I
Conditions
Figure 17
Figure 17
amb
2
C-bus and SMBus, level translating, low voltage GPIO
= 40 C to +85 C; unless otherwise specified.
[1]
[2]
Standard-mode
Min
300
250
150
4.7
4.0
4.7
4.0
0.3
4.7
4.0
0
0
1
6
0
-
-
-
-
-
-
-
-
I
2
C-bus
1000
Max
3.45
100
300
200
450
450
50
4
4
-
-
-
-
-
-
-
-
-
-
-
-
-
20 + 0.1C
20 + 0.1C
Fast-mode I
Min
100
150
1.3
0.6
0.6
0.6
0.1
1.3
0.6
50
0
0
1
6
0
-
-
-
-
-
-
PCA9574
b
b
© NXP B.V. 2008. All rights reserved.
[3]
[3]
2
C-bus
Max
400
300
300
200
450
450
0.9
50
4
4
-
-
-
-
-
-
-
-
-
-
-
-
-
18 of 27
ns
ns
Unit
kHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
s
s
s
s
s
s
s
s
s
s

Related parts for pca9574