lm8328tmx National Semiconductor Corporation, lm8328tmx Datasheet - Page 29
![no-image](/images/no-image-200.jpg)
lm8328tmx
Manufacturer Part Number
lm8328tmx
Description
Mobile I/o Companion Supporting Keyscan, I/o Expansion Pwm, And Access.bus Host Interface
Manufacturer
National Semiconductor Corporation
Datasheet
1.LM8328TMX.pdf
(58 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM8328TMX
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
lm8328tmx/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
13.3.6 RSTINTCLR - Clear NO Init/Power-On Interrupt
Register
13.3.7 CLKMODE - Clock Mode Register
Register - Name
Register - Name
Register - Name
MODCTL[1:0]
RSTINTCLR
Bit - Name
Bit - Name
CLKMODE
Bit - Name
RSTCTRL
(reserved)
(reserved)
(reserved)
KBDRST
reserved
IRQRST
TIMRST
GPIRST
IRQCLR
Address
Address
Address
TABLE 45. RSTINTCLR - Clear NO Init/Power-On Interrupt Register
0x82
0x84
0x88
Bit
7:5
Bit
7:1
Bit
7:2
1:0
4
3
2
1
0
0
TABLE 44. RSTCTRL - System Reset Register
TABLE 46. CLKMODE - Clock Mode Register
Default
Default
Default
Type
Type
Type
0x01
R/W
R/W
0x0
0x0
0x0
0x0
0x0
W
Software reset of specific parts of the LM8328
(reserved)
Interrupt controller reset. Does not change status on IRQN ball. Only
controls IRQ module register. Interrupt status read out is not possible
when this bit is set.
0: interrupt controller not reset
1: interrupt controller reset
Timer reset for Timers 0, 1, 2
0: timer not reset
1: timer is reset
(reserved)
Keyboard interface reset
0: keyboard is not reset
1: keyboard is reset
GENIO reset
0: GENIO not reset
1: GENIO is reset.
This register allows to de-assert the POR/No Init Interrupt set every
time the device returns from RESET (either POR, HW or SW Reset),
the IRQN line is assigned active (low) and the IRQST.PORIRQ bit is
set.
(reserved)
1: Clears the PORIRQ Interrupt signalled in IRQST register.
0: is ignored
This register controls the current operating mode of the LM8328
device
(reserved)
Writing to 00 forces the device to immediately enter sleep mode,
regardless of any autosleep configuration. Reading this bit returns the
current operating mode, which should always be 01.
00: SLEEP Mode
01: Operation Mode
1x: Future modes
29
Register Function
Register Function
Register Function
Bit Function
Bit Function
Bit Function
www.national.com